# MG3710A Vector Signal Generator Operation Manual (Standard Waveform Pattern)

## **Fifth Edition**

- For safety and warning information, please read this manual before attempting to use the equipment.
- Additional safety and warning information is provided within the MG3710A Vector Signal Generator Operation Manual (Mainframe). Please also refer to this document before using the equipment.
- Keep this manual with the equipment.

# **ANRITSU CORPORATION**

# Safety Symbols

To prevent the risk of personal injury or loss related to equipment malfunction, Anritsu Corporation uses the following safety symbols to indicate safety-related information. Ensure that you clearly understand the meanings of the symbols BEFORE using the equipment. Some or all of the following symbols may be used on all Anritsu equipment. In addition, there may be other labels attached to products that are not shown in the diagrams in this manual.

## Symbols used in manual



This indicates a very dangerous procedure that could result in serious injury or death if not performed properly.




This indicates a hazardous procedure that could result in serious injury or death if not performed properly.



This indicates a hazardous procedure or danger that could result in light-to-severe injury, or loss related to equipment malfunction, if proper precautions are not taken.

## Safety Symbols Used on Equipment and in Manual

The following safety symbols are used inside or on the equipment near operation locations to provide information about safety items and operation precautions. Ensure that you clearly understand the meanings of the symbols and take the necessary precautions BEFORE using the equipment.



This indicates a prohibited operation. The prohibited operation is indicated symbolically in or near the barred circle.

This indicates an obligatory safety precaution. The obligatory operation is indicated symbolically in or near the circle.

This indicates a warning or caution. The contents are indicated symbolically in or near the triangle.

This indicates a note. The contents are described in the box.

These indicate that the marked part should be recycled.

MG3710A Vector Signal Generator Operation Manual (Standard Waveform Pattern)

- 20January2012 (First Edition)31July2014 (Fifth Edition)
- Copyright © 2012-2014, ANRITSU CORPORATION.

All rights reserved. No part of this manual may be reproduced without the prior written permission of the publisher.

The contents of this manual may be changed without prior notice. Printed in Japan

# **Equipment Certificate**

Anritsu Corporation guarantees that this equipment was inspected at shipment and meets the published specifications.

## **Anritsu Warranty**

- During the warranty period, Anritsu Corporation will repair or exchange this software free-of-charge if it proves defective when used as described in the operation manual.
- The warranty period is 6 months from the purchase date.
- The warranty period after repair or exchange will remain 6 months from the original purchase date, or 30 days from the date of repair or exchange, depending on whichever is longer.
- This warranty does not cover damage to this software caused by Acts of God, natural disasters, and misuse or mishandling by the customer.

In addition, this warranty is valid only for the original equipment purchaser. It is not transferable if the equipment is resold.

Anritsu Corporation shall assume no liability for injury or financial loss of the customer due to the use of or a failure to be able to use this equipment.

# **Anritsu Corporation Contact**

In the event that this equipment malfunctions, contact an Anritsu Service and Sales office. Contact information can be found on the last page of the printed version of this manual, and is available in a separate file on the CD version.

## Notes On Export Management

This product and its manuals may require an Export License/Approval by the Government of the product's country of origin for re-export from your country.

Before re-exporting the product or manuals, please contact us to confirm whether they are export-controlled items or not.

When you dispose of export-controlled items, the products/manuals need to be broken/shredded so as not to be unlawfully used for military purpose.

Trademark and Registered Trademark

IQproducer<sup>™</sup> is a registered trademark of Anritsu Corporation.

# Software End-User License Agreement (EULA)

Please read this Software End-User License Agreement (hereafter this EULA) carefully before using (includes executing, copying, registering, etc.) this software (includes programs, databases, scenarios, etc., used to operate, set, etc., Anritsu electronic equipment). By reading this EULA and using this software, you are agreeing to be bound by the terms of its contents and Anritsu Corporation (hereafter Anritsu) hereby grants you the right to use this Software with the Anritsu-specified equipment (hereafter Equipment) for the purposes set out in this EULA.

#### 1. Grant of License and Limitations

- 1. Regardless of whether this Software was purchased from or provided free-of-charge by Anritsu, you agree not to rent, lease, lend, or otherwise distribute this Software to third parties and further agree not to disassemble, recompile, reverse engineer, modify, or create derivative works of this Software.
- 2. You may make one copy of this Software for backup purposes only.
- 3. You are not permitted to reverse engineer this software.
- 4. This EULA allows you to install one copy of this Software on one piece of Equipment.

#### 2. Disclaimers

To the extent not prohibited by law, in no event shall Anritsu be liable for personal injury, or any incidental, special, indirect or consequential damages whatsoever, including, without limitation, damages for loss of profits, loss of data, business interruption or any other commercial damages or losses, arising out of or related to your use or inability to use this Software.

#### 3. Limitation of Liability

- a. If a fault (bug) is discovered in this Software, preventing operation as described in the operation manual or specifications whether or not the customer uses this software as described in the manual, Anritsu shall at its own discretion, fix the bug, or exchange the software, or suggest a workaround, free-of-charge. However, notwithstanding the above, the following items shall be excluded from repair and warranty.
  - i) If this Software is deemed to be used for purposes not described in the operation manual or specifications.
  - ii) If this Software is used in conjunction with other non-Anritsu-approved software.
  - iii) Recovery of lost or damaged data.
  - iv) If this Software or the Equipment has been modified, repaired, or otherwise altered without Anritsu's prior approval.
  - v) For any other reasons out of Anritsu's direct control and responsibility, such as but not limited to, natural disasters, software virus infections, etc.
- b. Expenses incurred for transport, hotel, daily allowance, etc., for on-site repairs by Anritsu engineers necessitated by the above faults shall be borne by you.
- c. The warranty period for faults listed in article 3a above covered by this EULA shall be either 6 months from the date of purchase of this Software or 30 days after the date of repair, whichever is longer.

#### 4. Export Restrictions

You may not use or otherwise export or re-export directly or indirectly this Software except as authorized by Japanese and United States law. In particular, this software may not be exported or re-exported (a) into any Japanese or US embargoed countries or (b) to anyone on the Japanese or US Treasury Department's list of Specially Designated Nationals or the US Department of Commerce Denied Persons List or Entity List. By using this Software, you warrant that you are not located in any such country or on any such list. You also agree that you will not use this Software for any purposes prohibited by Japanese and US law, including, without limitation, the development, design and manufacture or production of missiles or nuclear, chemical or biological weapons of mass destruction.

#### 5. Termination

Anritsu shall deem this EULA terminated if you violate any conditions described herein. This EULA shall also be terminated if the conditions herein cannot be continued for any good reason, such as violation of copyrights, patents, or other laws and ordinances.

#### 6. Reparations

If Anritsu suffers any loss, financial or otherwise, due to your violation of the terms of this EULA, Anritsu shall have the right to seek proportional damages from you.

#### 7. Responsibility after Termination

Upon termination of this EULA in accordance with item 5, you shall cease all use of this Software immediately and shall as directed by Anritsu either destroy or return this Software and any backup copies, full or partial, to Anritsu.

#### 8. Dispute Resolution

If matters of dispute or items not covered by this EULA arise, they shall be resolved by negotiations in good faith between you and Anritsu.

#### 9. Court of Jurisdiction

This EULA shall be interpreted in accordance with Japanese law and any disputes that cannot be resolved by negotiation described in Article 8 shall be settled by the Japanese courts.

## Cautions against computer virus infection

Copying files and data
Only files that have been provided directly from Anritsu or generated
using Anritsu equipment should be copied to the instrument.
All other required files should be transferred by means of USB or
CompactFlash media after undergoing a thorough virus check.

Adding software
Do not download or install software that has not been specifically
recommended or licensed by Anritsu.


Network connections
Ensure that the network has sufficient anti-virus security protection in
place.

# **About This Manual**

#### Composition of Operation Manuals

The operation manuals for the MG3710A Vector Signal Generator are comprised as shown in the figure below.

Details on the mainframe and the software application IQproducer<sup>TM</sup> are provided in each operation manual separately. Read them when needed in addition to this manual.



#### Scope of This Manual

This manual mainly describes how to use the standard waveform patterns that can be used in the arbitrary waveform generators integrated in the MG3710A Vector Signal Generator, as well as the detailed specifications of each waveform pattern. The detailed information about the standard waveform pattern is described in Section 3 "Details of Standard Waveform Pattern." The detailed operation method of the standard waveform pattern in the MG3710A Vector Signal Generator is described in the MG3710A Operation Manual (Mainframe). Read it in addition to this manual.

# **Table of Contents**

About This	Manual	I
Chapter 1	Outline	1-1

1.1	Outline of Product	1-2

# Chapter 2 How to Use Standard Waveform

Pattern	2-1
How to Use Standard Waveform Pattern	2-2
Configuration of Standard Waveform Pattern	
Package	2-4
	How to Use Standard Waveform Pattern

## Chapter 3 Details of Standard Waveform

	Pattern	3-1
3.1	W-CDMA Waveform Pattern	3-3
3.2	LTE Waveform Pattern	3-62
3.3	LTE TDD Waveform Pattern	3-64
3.4	PDC Waveform Pattern	3-66
3.5	PDC PACKET Waveform Pattern	3-70
3.6	PHS Waveform Pattern	3-73
3.7	GSM Waveform Pattern	3-77
3.8	CDMA2000 1X Waveform Pattern	3-83
3.9	CDMA2000 1xEV-DO Waveform Pattern	3-102
3.10	WLAN Waveform Pattern	3-116
3.11	Digital Broadcast Waveform Pattern	3-123
3.12	Bluetooth® Waveform Pattern	3-129
3.13	GPS Waveform Pattern	3-141
3.14	Mobile WiMAX Waveform Pattern	3-146
3.15	Tone Signal Waveform Pattern	3-149
3.16	Waveform Pattern for Phase Adjustment	3-148
3.17	GLONASS Waveform Pattern	3-150
3.18	QZSS Waveform Pattern	3-152
3.19	Interference Waveform Pattern	3-155

Index	Index-1
-------	---------

# Chapter 1 Outline

This section provides an outline of the standard waveform pattern for the MG3710A Vector Signal Generator.

## 1.1 Outline of Product

The standard waveform pattern for the MG3710A Vector Signal Generator (hereafter referred to as "standard waveform pattern") consists of waveform patterns (see Note) that are used in a wide range of applications from research and development to manufacturing of the systems, devices, and equipment in the field of digital mobile communications.

The standard waveform pattern can be used in the MG3710A Vector Signal Generator (hereafter referred to as "MG3710A") that integrates an arbitrary waveform generator.

.....

#### Note:

The waveform pattern described here indicates arbitrary waveform data used for supporting various radio communication systems that can be used by the arbitrary waveform generator integrated in the MG3710A.

The waveform pattern consists of two files: arbitrary waveform file and waveform information file. The arbitrary waveform file is a binary-format file with the extension ".wvd". The waveform information file is a text-format file with the extension ".wvi", used to control arbitrary waveform data and set the hardware for waveform data output.

Waveform patterns that use two memories as shown below can be operated easily by using a combination file that defines a combination of two waveform patterns to be loaded from memories A and B, and sets the output level for memories.

- A waveform pattern that uses two memories to output one signal, such as a W-CDMA downlink desired signal
- A waveform pattern that is generated by adding two signals, such as a desired wave used for receiver evaluation and an interference signal or AWGN, using the baseband

To use the combined waveform patterns of Memory A and B, the Combination of Baseband Signal for 1st RF/2nd RF option (MG3710A-048/148/078/178) is required.

# Chapter 2 How to Use Standard Waveform Pattern

This chapter describes how to use the standard waveform pattern and the configuration of the standard waveform pattern package.

2.1	How to Use Standard Waveform Pattern	2-2
2.2	Configuration of Standard Waveform Pattern	
	Package	2-4


## 2.1 How to Use Standard Waveform Pattern

The standard waveform pattern is shipped being stored in the internal hard disk of the MG3710A.

The waveform pattern stored in the internal hard disk is reproduced by the arbitrary waveform generator integrated in the MG3710A, and used to perform vector modulation.

The waveform patterns are classified by communication type and stored in a folder. This folder is called as a package, and the standard waveform patterns classified by communication type are stored in each package with the corresponding communication system name. When reproducing a waveform pattern, it is necessary first to load the package pattern stored in the internal hard disk to a waveform memory in the MG3710A. If the Combination of Baseband Signal for 1st RF/2nd RF option is installed, it is possible to have two types of I/Q 2-channel configuration waveform memory. One of the two or both of memories can be loaded to a waveform memory in the MG3710A.

Then, select a waveform pattern to be output from the patterns loaded into the waveform memory. Only one waveform pattern can be selected from each memory. A waveform pattern selected from the waveform memory A or B, or an additional waveform generated by adding two waveform patterns selected from both waveform memories A and B is output.



For details on how to select waveform pattern, refer to 7.3 "Baseband Mode" in *MG3710A Vector Signal Generator Operation Manual* (Mainframe).

# 2.2 Configuration of Standard Waveform Pattern Package

The standard waveform patterns are stored in the internal hard disk of the MG3710A, classified into the packages with the corresponding communication system name.

Package name	Contents		
W-CDMA (BS Rx test)	Waveform patterns for 3GPP W-CDMA, BS Rx test		
W-CDMA (BS Tx test)	Waveform patterns for 3GPP W-CDMA, BS Tx test		
W-CDMA_A (UE Rx	Waveform patterns for 3GPP W-CDMA, UE Rx test		
test)	used in waveform memory A		
W-CDMA_B (UE Rx test)	Waveform patterns for 3GPP W-CDMA, UE Rx test used in waveform memory B		
W-CDMA (UE Rx test)	A combination file that defines a combination of two waveform patterns W-CDMA_A (UE Rx Test) and W-CDMA_B (UE Rx Test)		
W-CDMA (UE Tx test)	Waveform patterns for 3GPP W-CDMA, UE Tx test		
W-CDMA_CMB	A combination file that defines a combination of a W-CDMA desired wave and an interference signal or AWGN		
LTE_FDD (BS Tx test)	Waveform patterns for 3GPP LTE (FDD), BS Tx test		
LTE_TDD (BS Tx test)	Waveform patterns for 3GPP LTE (TDD), BS Tx test		
PDC	Various waveform patterns for PDC		
PDC_CMB	A combination file that defines a combination of a PCC desired wave and an interference signal		
PHS	Various waveform patterns for PHS		
PHS_CMB	A combination file that defines a combination of a PHS desired wave and an interference signal		
GSM	Various waveform patterns for GSM		
CDMA2000	Various waveform patterns for CDMA2000 1X		
CDMA2000_1xEV-DO	Various waveform patterns for CDMA2000 1xEV-DO		
WLAN	Various waveform patterns for IEEE802. 11a/b/g		
Digital_Broadcast	Waveform patterns for the Digital Broadcast		
Bluetooth	Various waveform patterns for Bluetooth		
GPS	Various waveform patterns for GPS		
MobileWiMAX	Waveform patterns for Mobile WiMAX, BS Tx device test		
Tone	Tone Signal Waveform Pattern		
PhaseCoherence	Waveform Pattern for MG3710A phase adjustment		

Table 2.2-1 List of packages

This section describes each standard waveform pattern in detail.

#### Note:

In order to add AWGN to the standard waveform pattern, your MG3710A must be equipped with AWGN option. For details on how to add AWGN, refer to 7.5 "AWGN" in MG3710A Vector Signal Generator Operation Manual (Mainframe).

3.1	W-CDN	A Waveform Pattern	3-3
	3.1.1	UL_RMCxxxkbps	3-9
	3.1.2	UL_AMR_TFCSx/UL_ISDN/UL_64kbps	
		_Packet	3-20
	3.1.3	UL_Interferer	3-29
	3.1.4	DL_RMCxxxkbps	3-30
	3.1.5	DL_AMR_TFCSx/DL_ISDN/DL_384kbps	
		_Packet	3-40
	3.1.6	DL_Interferer	3-48
	3.1.7	TestModel_x_xxDPCH	3-50
	3.1.8	TestModel_5_xDPCH	3-56
	3.1.9	TestModel_5_xHSPDSCH	3-56
	3.1.10	TestModel_6_xHSPDSCH	3-59
3.2	LTE W	aveform Pattern	3-62
3.3	LTE TO	DD Waveform Pattern	3-64
3.4	PDC W	/aveform Pattern	3-66
	3.4.1	Frame configuration	3-68
	3.4.2	Slot configuration	3-69
3.5	PDC P	ACKET Waveform Pattern	3-70
	3.5.1	Frame configuration	3-71
	3.5.2	Slot configuration	3-72
3.6	PHS W	/aveform Pattern	3-73
	3.6.1	Frame configuration	3-75
	3.6.2	Slot configuration	3-76
3.7	GSM V	Vaveform Pattern	3-77
	3.7.1	Details of each pattern	3-79
	3.7.2	Frame configuration	3-80
	3.7.3	Slot configuration	3-81
3.8	CDMA	2000 1X Waveform Pattern	3-83
	3.8.1	1xRTT Reverse RC1 (RVS_RC1_FCH)	3-84
	3.8.2	1xRTT Reverse RC2 (RVS_RC2_FCH)	3-86
	3.8.3	1xRTT Reverse RC3 (1) (RVS_RC3_FCH)	3-88
	3.8.4	1xRTT Reverse RC3 (2)	
		(RVS_RC3_FCH_SCH)	3-90
	3.8.5	1xRTT Reverse RC3 (3)	
		(RVS_RC3_DCCH)	3-93

## Chapter 3 Details of Standard Waveform Pattern

	3.8.6	1xRTT Reverse RC4 (RVS_RC4_FCH)3-96
	3.8.7	1xRTT Forward RC1, 2
		(FWD_RC1-2 9channel)
	3.8.8	1xRTT Forward RC3, 4, 5
		(FWD_RC3-5 9channel)
3.9	CDMA	2000 1xEV-DO Waveform Pattern
	3.9.1	1xEV-DO forward (excluding FWD_Idle) 3-106
	3.9.2	1xEV-DO reverse
	3.9.3	1xEV-DO forward idle slot
3.10	WLAN	Waveform Pattern
	3.10.1	IEEE802.11a
	3.10.2	IEEE802.11b
	3.10.3	IEEE802.11g
3.11	Digital	Broadcast Waveform Pattern
	3.11.1	Frame configuration
3.12	Blueto	oth <sup>®</sup> Waveform Pattern
	3.12.1	Packet configuration for Basic Rate (BR) 3-133
	3.12.2	Packet configuration for Enhanced
		Data Rate (EDR) 3-136
	3.12.3	Packet configuration for BLE 3-138
	3.12.4	Dirty Transmitter Signal
3.13	GPS V	Vaveform Pattern 3-141
	3.13.1	Waveform format 3-143
3.14	Mobile	WiMAX Waveform Pattern 3-146
	3.14.1	Waveform format 3-147
3.15	Tone S	Signal Waveform Pattern
3.16	Wavef	orm Pattern for Phase Adjustment
3.17	GLON	ASS Waveform Pattern
	3.17.1	Waveform format 3-151
3.18	QZSS	Waveform Pattern 3-152
	3.18.1	Waveform format 3-153
3.19	Interfe	rence Waveform Pattern

# 3.1 W-CDMA Waveform Pattern

Table 3.1-1 lists the W-CDMA waveform patterns.

Waveform Pattern Name	UL/DL	Channel Configuration	3GPP Reference Standard	Main Application		
Package name: W-CDMA (BS Rx test)						
$UL_RMC_{12}_{2kbps^{*1}}$	UL	DPCCH, DPDCH	TS25.141 A.2	BS RX test		
UL_RMC_12_2kbps_ACS*2	UL	DPCCH, DPDCH	TS25.141 A.2	BS RX test		
UL_RMC_64kbps*2	UL	DPCCH, DPDCH	TS25.141 A.3	BS RX test		
UL_RMC_144kbps*2	UL	DPCCH, DPDCH	TS25.141 A.4	BS RX test		
$UL_RMC_{384kbps^{*2}}$	UL	DPCCH, DPDCH	TS25.141 A.5	BS RX test		
UL_AMR_TFCS1*1	UL	DPCCH, DPDCH	TS25.944 4.1.2	BS RX test		
UL_AMR_TFCS2*1	UL	DPCCH, DPDCH	TS25.944 4.1.2	BS RX test		
UL_AMR_TFCS3*1	UL	DPCCH, DPDCH	TS25.944 4.1.2	BS RX test		
UL_ISDN*2	UL	DPCCH, DPDCH	TS25.944 4.1.2	BS RX test		
UL_64kbps_Packet*1	UL	DPCCH, DPDCH	TS25.944 4.1.2	BS RX test		
UL_Interferer	UL	DPCCH, DPDCH	TS25.141 I	BS RX test		
UL_Interferer_ov3*3	UL	DPCCH, DPDCH	TS25.141 I	BS RX test		
Package name: W-CDMA (BS	Tx test)					
TestModel_1_4DPCH	DL	P-CPICH, P-CCPCH, SCH,PICH, S-CCPCH,4 DPCH	TS25.141 V11.4.0	BS TX device test		
TestModel_1_8DPCH	DL	P-CPICH, P-CCPCH, SCH,PICH, S-CCPCH,8 DPCH	TS25.141 V11.4.0	BS TX device test		
TestModel_1_16DPCH	DL	P-CPICH, P-CCPCH, SCH, PICH, S-CCPCH, 16 DPCH	TS25.141 V11.4.0	BS TX device test		
TestModel_1_32DPCH	DL	P-CPICH, P-CCPCH, SCH, PICH, S-CCPCH, 32 DPCH	TS25.141 V11.4.0	BS_Tx device test		
TestModel_1_64DPCH	DL	P-CPICH, P-CCPCH, SCH, PICH, S-CCPCH, 64 DPCH	TS25.141 V11.4.0	BS TX device test		
TestModel_2	DL	P-CPICH, P-CCPCH, SCH, PICH, S-CCPCH, 3 DPCH	TS25.141 V11.4.0	BS TX device test		
TestModel_3_4DPCH	DL	P-CPICH, P-CCPCH, SCH,PICH, S-CCPCH,4 DPCH	TS25.141 V11.4.0	BS TX device test		
TestModel_3_8DPCH	DL	P-CPICH, P-CCPCH, SCH,PICH, S-CCPCH,8 DPCH	TS25.141 V11.4.0	BS TX device test		

Table 3.1-1	List of W-CDMA waveform	patterns (	(1/4)	
		putterno (	( 17 47	

## Chapter 3 Details of Standard Waveform Pattern

Table	J.1-1 LI	st of W-CDMA waveform	i patterns (2/4)	<b>-</b>
Waveform Pattern Name	UL/DL	Channel Configuration	3GPP Reference Standard	Main Application
TestModel_3_16DPCH	DL	P-CPICH, P-CCPCH, SCH, PICH, S-CCPCH, 16 DPCH	TS25.141 V11.4.0	BS TX device test
TestModel_3_32DPCH	DL	P-CPICH, P-CCPCH, SCH, PICH, S-CCPCH, 32 DPCH	TS25.141 V11.4.0	BS TX device test
TestModel_4	DL	P-CCPCH, SCH	TS25.141 V11.4.0	BS TX device test
TestModel_4_CPICH	DL	P-CPICH,P-CCPCH, SCH	TS25.141 V11.4.0	BS TX device test
TestModel_ 1_64DPCHx2* <sup>5</sup>	DL	P-CPICH, P-CCPCH, SCH, PICH, S-CCPCH, 64 DPCH	TS25.141 V11.4.0	BS TX device test
TestModel_ 1_64x2_10M $^{*5, *6}$	DL	P-CPICH, P-CCPCH, SCH, PICH, S-CCPCH, 64 DPCH	TS25.141 V11.4.0	BS TX device test
TestModel_ 1_64x2_15M $^{*5, *6}$	DL	P-CPICH, P-CCPCH, SCH, PICH, S-CCPCH, 64 DPCH	TS25.141 V11.4.0	BS TX device test
TestModel_ 1_64DPCHx3*6	DL	P-CPICH, P-CCPCH, SCH, PICH, S-CCPCH, 64 DPCH	TS25.141 V11.4.0	BS TX device test
TestModel_ 1_64DPCHx4* <sup>5</sup>	DL	P-CPICH, P-CCPCH, SCH, PICH, S-CCPCH, 64 DPCH	TS25.141 V11.4.0	BS TX device test
TestModel_5_4DPCH	DL	P-CPICH,P-CCPCH, SCH,PICH, S-CCPCH, 4 DPCH,HS-SCCH, 4 HS-PDSCH	TS25.141 V11.4.0	BS TX device test
TestModel_5_2HSPDSCH	DL	P-CPICH, P-CCPCH, SCH, PICH, S-CCPCH, 6 DPCH, HS-SCCH, 2 HS-PDSCH	TS25.141 V11.4.0	BS TX device test
TestModel_5_4HSPDSCH	DL	P-CPICH, P-CCPCH, SCH, PICH, S-CCPCH, 14 DPCH, HS-SCCH, 4 HS-PDSCH	TS25.141 V11.4.0	BS TX device test
TestModel_5_8HSPDSCH	DL	P-CPICH, P-CCPCH, SCH, PICH, S-CCPCH, 30 DPCH, HS-SCCH, 8 HS-PDSCH	TS25.141 V11.4.0	BS TX device test

Table 3.1-1 List of W-CDMA waveform patterns (2/4)

## 3.1 W-CDMA Waveform Pattern

Waveform Pattern Name	UL/DL	Channel Configuration	3GPP Reference Standard	Main Application
TestModel_6_4HSPDSCH	DL	P-CPICH,P-CCPCH, SCH,PICH, S-CCPCH,14 DPCH,HS-SCCH, 4 HS-PDSCH	TS25.141 V11.4.0	BS TX device test
TestModel_6_8HSPDSCH	DL	P-CPICH, P-CCPCH, SCH, PICH, S-CCPCH, 30 DPCH, HS-SCCH, 8 HS-PDSCH	TS25.141 V11.4.0	BS TX device test
Package name: W-CDMA_A	UE Rx te	st)		
DL_CPICH	DL	P-CPICH	-	UE RX test
P-CCPCH*3	DL	P-CCPCH	TS25.944 4.1.1*4	UE RX test
$DL\_RMC\_12\_2kbps\_ACS^{*2}$	DL	P-CPICH, P-CCPCH, SCH, PICH, DPCH	TS25.101 A.3.1 TS25.101 C.3.1	UE RX test
DL_Interferer	DL	P-CPICH, P-CCPCH, SCH, PICH, OCNS	TS25.101 C.4	UE RX test
$DL_Interferer_ov3^{*7}$	DL	P-CPICH, P-CCPCH, SCH, PICH, OCNS	TS25.101 C.4	UE RX test
Package name: W-CDMA_B	UE Rx te	st)		
DL_RMC_12_2kbps_RX*3	DL	P-CPICH, SCH, PICH, DPCH	TS25.101 A.3.1 TS25.101 C.3.1	UE RX test
$DL_RMC_{12}_{2kbps^{*3}}$	DL	P-CPICH, SCH, PICH, DPCH, OCNS	TS25.101 A.3.1 TS25.101 C.3.2	UE RX test
$\rm DL\_RMC\_12\_2kbps\_MIL^{*3}$	DL	P-CPICH, SCH, PICH, DPCH, OCNS	TS25.101 A.3.1 TS25.101 C.3.1	UE RX test
$DL_RMC_64kbps^{*3}$	DL	P-CPICH, SCH, PICH, DPCH, OCNS	TS25.101 A.3.2 TS25.101 C.3.2	UE RX test
$DL_RMC_{144kbps^{*3}}$	DL	P-CPICH, SCH, PICH, DPCH, OCNS	TS25.101 A.3.3 TS25.101 C.3.2	UE RX test
$DL_RMC_{384kbps^{*3}}$	DL	P-CPICH, SCH, PICH, DPCH, OCNS	TS25.101 A.3.4 TS25.101 C.3.2	UE RX test
DL_AMR_TFCS1*3	DL	P-CPICH, SCH, PICH, DPCH, OCNS	TS25.944 4.1.1.3 TS25.101 C.3.2	UE RX test
DL_AMR_TFCS2*3	DL	P-CPICH, SCH, PICH, DPCH, OCNS	TS25.944 4.1.1.3 TS25.101 C.3.2	UE RX test
DL_AMR_TFCS3*3	DL	P-CPICH, SCH, PICH, DPCH, OCNS	TS25.944 4.1.1.3 TS25.101 C.3.2	UE RX test
DL_ISDN*1,*3	DL	P-CPICH, SCH, PICH, DPCH, OCNS	TS25.944 4.1.1.3 TS25.101 C.3.2	UE RX test

## Table 3.1-1 List of W-CDMA waveform patterns (3/4)

Table 5.1-1 LISCOLW-CDIMA wavelorm patterns (4/4)				
Waveform Pattern Name	UL/DL	Channel Configuration	3GPP Reference Standard	Main Application
DL_384kbps_Packet*3	DL	P-CPICH, SCH, PICH, DPCH, OCNS	TS25.944 4.1.1.3 TS25.101 C.3.2	UE RX test
DL_Interferer	DL	P-CPICH, P-CCPCH, SCH, PICH, OCNS	TS25.101 C.4	UE RX test
DL_Interferer_ov3*7	DL	P-CPICH, P-CCPCH, SCH, PICH, OCNS	TS25.101 C.4	UE RX test
Package name: W-CDMA (UE Tx test)				
UL_RMC_12_2kbps_TX*2	UL	DPCCH, DPDCH	TS25.101 A.2.1	UE TX device test

Table 3.1-1 List of W-CDMA waveform patterns (4/4)

- \*1: To use this waveform pattern, Combination of Baseband Signal (option), ARB Memory Upgrade 256 Msample (option), or ARB Memory Upgrade 1024 Msample (option), is required.
- \*2: To use this waveform pattern, ARB Memory Upgrade 256 Msample (option) or ARB Memory Upgrade 1024 Msample (option), is required.
- \*3: Since waveform patterns (excluding DL\_RMC12\_2kbps\_ACS) for the UE RX test do not include P-CCPCH, they must be used in combination with a P-CCPCH waveform pattern. Refer Table 3.1-2 for the combination files in which these combinations are defined.
- \*4: An 11-bit SFN is added to the head of each BCH Transport block.
- \*5: x2, x3, and x4 indicate the number of multicarriers 2, 3, and 4, respectively.
- \*6: 10M and 15M indicate the frequency spacing values of the multi-carrier.
- \*7: When the Combination of Baseband Signal option is installed in MG3710A, select a waveform pattern generated using the W-CDMA waveform pattern generation function of the MG3710A IQproducer or by the MX370101A HSDPA IQproducer (only the waveform patterns that can be configured using only one memory) for memory A on the MG3710A while selecting this pattern for memory B to output a signal that is generated by adding the desired signal and the interference signal using baseband.

For a downlink W-CDMA desired signal, which is configured using two memories, transfer and selection of waveform patterns can be operated easily by selecting a combination file listed in Table 3.1-2 below when the MG3710A is in the Defined mode.

## 3.1 W-CDMA Waveform Pattern

Combination File Name	Comment			
Package name: W-CDMA (UE Rx test)				
DL_CMB_RMC_12_2k_R X	Downlink Reference Measurement Channel (12.2 kbps) for RX test except "Maximum Input Level" Scrambling Code = 80h DTCH information data = PN9			
DL_CMB_RMC_12_2k	Downlink Reference Measurement Channel (12.2 kbps) for Performance test Scrambling Code = 80h DTCH information data = PN9			
DL_CMB_RMC_12_2k_MI L	Downlink Reference Measurement Channel (12.2 kbps) for "Maximum Input Level" Scrambling Code = 80h DTCH information data = PN9			
DL_CMB_RMC_64k	Downlink Reference Measurement Channel (64 kbps) for Performance test Scrambling Code = 80h DTCH information data = PN9			
DL_CMB_RMC_144k	Downlink Reference Measurement Channel (144 kbps) for Performance test Scrambling Code = 80h DTCH information data = PN9			
DL_CMB_RMC_384k	Downlink Reference Measurement Channel (384 kbps) for Performance test Scrambling Code = 80h DTCH information data = PN9			
DL_CMB_AMR_TFCS1	Downlink AMR for TFCS1 Scrambling Code = 80h DTCH information data = PN9			
DL_CMB_AMR_TFCS2	Downlink AMR for TFCS2 Scrambling Code = 80h DTCH information data = PN9			
DL_CMB_AMR_TFCS3	Downlink AMR for TFCS3 Scrambling Code = 80h DTCH information data = PN9			
DL_CMB_ISDN	Downlink ISDN Scrambling Code = 80h DTCH information data = PN9			
DL_CMB_384k_Packet	Downlink 384 kbps Packet Scrambling Code = 80h DTCH information data = PN9			

Table 3.1-2	List of combination files for W-CDMA desired signal	
-------------	---	--

Note:

To use this combination file, Combination of Baseband Signal (option) is required.

Transfer and selection of an additional waveform pattern that is generated by adding two signals, such as a desired signal + an interference signal or a desired signal + AWGN, and using two memories, can be operated easily by selecting a combination file listed in Table 3.1-3 below when the MG3710A is in the Defined mode. Although combinations of uplink signals for BS reception evaluation are provided as standard, it is also possible to combine downlink signals by using the W-CDMA IQproducer and its Combination File Edit function. In this event, it is necessary to set the scrambling code and channelization code in accordance with the actual operating conditions.

 Table 3.1-3
 List of combination files for W-CDMA BS reception test

Combination File Name	Comment
Package name: W-CDMA_CM	MB
WCDMA_BS_ACS*1	For TS25.141 Adjacent Channel Selectivity test
	UL_RMC12_2kbps + UL_Interferer (5 MHz offset)
WCDMA_BS_DRange*2	For TS25.141 Dynamic Range test UL_RMC12_2kbps + AWGN

- \*1: To use this combination file, Combination of Baseband Signal (option), ARB Memory Upgrade 256 Msample (option), or ARB Memory Upgrade 1024 Msample (option), is required.
- \*2: To use this combination file, AWGN (option), ARB Memory Upgrade 256 Msample (option), or ARB Memory Upgrade 1024 Msample (option), is required.

## 3.1.1 UL\_RMCxxxkbps

These waveform patterns execute channel coding, division and spreading to physical channels, and power setting conforming to the UL Reference Measurement Channel standard described in 3GPP TS 25.141 Annex A.

Table 3.1.1-1 lists the parameters commonly used by each waveform pattern. When outputting each waveform pattern, marker signal (Marker 1, Marker 2) as outlined in the Table 3.1.1-1 is output from Marker1 Output connector of MG3710A rear panel or from AUX connector. For details of output connector setting, refer to 7.4.2 "Route Output Connectors" in *MG3710A Vector Signal Generator Operation Manual (Mainframe)*.

Marker Signal	Generating SG	Waveform Memory	Signal Name
	0.01	Memory A	SG1 Marker1 A
Marker1	SG1	Memory B	SG1 Marker1 B
Markeri	CCA	Memory A	SG2 Marker1 A
	SG2	Memory B	SG2 Marker1 B
	SG1	Memory A	SG1 Marker2 A
Marker2	501	Memory B	SG1 Marker2 B
	SG2	Memory A	SG2 Marker2 A
		Memory B	SG2 Marker2 B
	SG1	Memory A	SG1 Marker3 A
MIO		Memory B	SG1 Marker3 B
Marker3	SG2	Memory A	SG2 Marker3 A
		Memory B	SG2 Marker3 B

Table 3.1.1-1 List of common parameters

 Channel coding parameters for UL\_RMC\_12\_2kbps and UL\_RMC\_12\_2kbps\_ACS

Table 3.1.1-2	Physical channel parameters for UL reference
	measurement channel 12.2 kbps

Parameter	Unit	Level
Information bit rate	kbps	12.2
DPDCH	kbps	60
DPCCH	kbps	15
DPCCH Slot Format #i	-	0
DPCCH/DPDCH power	dB	-2.69
ratio		
TFCI	-	On
Repetition	%	23

Table 3.1.1-3	Transport channel parameters for UL reference
	measurement channel 12.2 kbps

Parameter	DTCH	DCCH
Transport Channel	1	2
Number		
Transport Block Size	244	100
Transport Block Set Size	244	100
Transmission Time	20 ms	40 ms
Interval		
Type of Error Protection	Convolution Coding	Convolution Coding
Coding Rate	1/3	1/3
Rate Matching attribute	256	256
Size of CRC	16	12




Figure 3.1.1-1 Channel coding for UL reference measurement channel (12.2 kbps)

Channel coding parameters for UL\_RMC\_12\_2kbps\_TX

Table 3.1.1-4	Physical channel parameters for UL reference
meas	urement channel 12.2 kbps for Tx test

Parameter	Unit	Level
Information bit rate	kbps	12.2
DPDCH	kbps	60
DPCCH	kbps	15
DPCCH Slot Format #i	—	0
DPCCH/DPDCH power	dB	-5.46
ratio		
TFCI	_	On
Repetition	%	23

Table 3.1.1-5	Transport channel parameters for UL reference
mea	surement channel 12.2 kbps for Tx test

Parameters	DTCH	DCCH
Transport Channel Number	1	2
Transport Block Size	244	100
Transport Block Set Size	244	100
Transmission Time Interval	20 ms	40 ms
Type of Error Protection	Convolution Coding	Convolution Coding
Coding Rate	1/3	1/3
Rate Matching attribute	256	256
Size of CRC	16	12

DCCH

# DTCH




Figure 3.1.1-2 Channel coding for UL reference measurement channel (12.2 kbps)

Channel coding parameters for UL\_RMC\_64kbps

measurement channel 64 kbps		
Parameter	Unit	Level
Information bit rate	kbps	64
DPDCH	kbps	240
DPCCH	kbps	15
DPCCH Slot Format #i	-	0
DPCCH/DPDCH power ratio	dB	-5.46
TFCI	-	On
Repetition	%	18

 
 Table 3.1.1-6
 Physical channel parameters for UL reference measurement channel 64 kbps

Table 3.1.1-7	Transport channel parameters for UL reference
	measurement channel 64 kbps

Parameter	DTCH	DCCH
Transport Channel Number	1	2
Transport Block Size	2560	100
Transport Block Set Size	2560	100
Transmission Time Interval	40 ms	40 ms
Type of Error Protection	Turbo Coding	Convolution Coding
Coding Rate	1/3	1/3
Rate Matching attribute	256	256
Size of CRC	16	12

#### DCCH DTCH Information data 2560 Information data 100 →<sup>CRC16</sup> CRC12 CRC attachment 2560 CRC attachment 100 Tail 8 2576 Tail bit attachment 112 Termination 12 Turbo Code R=1/3 7740 360 / Conv. coding R=1/3 1st interleving 360 1st interleaving 7740 Radio Frame #2 1935 #4 1935 #1 1935 #3 1935 90 90 90 90 segmentation 107 107 107 107 Rate matching #3 2293 #1 2293 #2 2293 #4 2293 107 2293 107 2293 2293 107 2293 107 2nd interleaving 2400 2400 2400 2400 slot segmentation 15 15 1 2 15 1 2 1 2 15 1 2 160 160 160 160 160 160 160 160 160 160 160 . . . . . . . . . . . . 160 . . . . 15 15 15 15 1 2 2 . . . 2 2 240kbps DPDCH 1 1 1 Radio frame FN=4N Radio frame FN=4N+1 Radio frame FN=4N+2 Radio frame FN=4N+3

Figure 3.1.1-3 Channel coding for UL reference measurement channel (64 kbps)

Channel coding parameters for UL\_RMC\_144kbps

measurement channel 144 kbps			
Parameter Unit Level			
Information bit rate	kbps	144	
DPDCH	kbps	480	
DPCCH	kbps	15	
DPCCH Slot Format #i	-	0	
DPCCH/DPDCH power	dB	-9.54	
ratio			
TFCI	-	On	
Repetition	%	8	

## Table 3.1.1-8 Physical channel parameters for UL reference measurement channel 144 kbps

Table 3.1.1-9	Transport channel parameters for UL reference
	measurement channel 144 kbps

Parameter	DTCH	DCCH
Transport Channel Number	1	2
Transport Block Size	2880	100
Transport Block Set Size	5760	100
Transmission Time Interval	40 ms	40 ms
Type of Error Protection	Turbo Coding	Convolution Coding
Coding Rate	1/3	1/3
Rate Matching attribute	256	256
Size of CRC	16	12




Figure 3.1.1-4 Channel coding for UL reference measurement channel (144 kbps)

Channel coding parameters for UL\_RMC\_384kbps

measurement channel 384 kbps		
Parameter	Unit	Level
Information bit rate	kbps	384
DPDCH	kbps	960
DPCCH	kbps	15
DPCCH Slot Format #i	—	0
DPCCH/DPDCH power ratio	dB	-9.54
TFCI	-	On
Puncturing	%	18

Table 3.1.1-10	Physical channel parameters for UL reference
	measurement channel 384 kbps

Table 3.1.1-11	Transport channel parameters for UL reference
	measurement channel 384 kbps

Parameter	DTCH	DCCH
Transport Channel Number	1	2
Transport Block Size	3840	100
Transport Block Set Size	15360	100
Transmission Time Interval	40 ms	40 ms
Type of Error Protection	Turbo Coding	Convolution Coding
Coding Rate	1/3	1/3
Rate Matching attribute	256	256
Size of CRC	16	12




Figure 3.1.1-5 Channel coding for UL reference measurement channel (384 kbps)

## 3.1.2 UL\_AMR\_TFCSx/UL\_ISDN/UL\_64kbps\_Packet

These waveform patterns execute channel coding, division and spreading to physical channels, and power setting conforming to the Channel coding and multiplexing example (Uplink) standard described in 3GPP TS 25.944 Section 4.1.2.

Table 3.1.2-1 lists the parameters commonly used by each waveform pattern. When outputting each waveform pattern, marker signal (Marker 1, Marker 2) as outlined in the Table 3.1.2-1 is output from Marker1 Output connector of MG3710A rear panel or from AUX connector. For details of output connector setting, refer to 7.4.2 "Route Output Connectors" in MG3710A Vector Signal Generator Operation Manual (Mainframe).

Parameter	Setting Value
Scrambling Code	0 <sub>H</sub>
DTCH Information Data	PN9
DCCH Information Data	All 0
Over sampling rate	3
Marker 1	Frame Clock
Marker 2	Slot Clock
Marker 3	_
AWGN addition (Note)	Enable

Table 3.1.2-1 List of common parameters


Channel coding parameters for UL\_AMR\_TFCSx

Table 3.1.2-2 Physical channel parameters for UL\_AMR\_TFCSx

Parameter	Unit	Level
DPDCH	kbps	60
DPCCH	kbps	15
DPCCH Slot Format #i	-	0
DPCCH/DPDCH power ratio	dB	-2.69

#### Table 3.1.2-3 Parameters for 3.4 kbps data (DCCH)

Transport Block Size	148 bits	
Transport Block Set Size	148 bits	
Rate Matching attribute	160	
CRC	16 bits	
Coding	CC, coding rate = $1/3$	
ТТІ	40 ms	




Chapter 3 Details of Standard Waveform Pattern

Figure 3.1.2-1 Channel coding and multiplexing for UL AMR TFCSx (1 of 2)

Number of TrCHs		3	
Transport	TrCH#a	39 or 81 bits	
Block Size	TrCH#b	103 bits	
	TrCH#c	60 bits	
TFCS	#1	$N_{\rm TrCHa}$ = 1*81, $N_{\rm TrCHb}$ = 1*103, $N_{\rm TrCHc}$ = 1*60 bits	
	#2	$N_{TrCHa} = 1*39$ , $N_{TrCHb} = 0*103$ , $N_{TrCHc} = 0*60$ bits	
	#3	$N_{TrCHa} = 0*81, N_{TrCHb} = 0*103, N_{TrCHc} = 0*60$ bits	
Rate Matching attribute		RM <sub>a</sub> =200, RM <sub>b</sub> =190, RM <sub>c</sub> =235	
CRC		12 bits (attached to TrCH#a only)	
Coding		CC,	
		coding rate = 1/3 for TrCH#a, b	
		coding rate = 1/2 for TrCH#c	
TTI		20 ms	

Table 3.1.2-4 Parameters for 12.2 kbps data (DTCH)



\* CRC and tail bits for TrCH#a is attached even if N<sub>TrCha</sub>=0 bits since CRC parity bit attachment for 0 bit transport block is applied.

#### Chapter 3 Details of Standard Waveform Pattern




Figure 3.1.2-2 Channel coding and multiplexing for UL AMR TFCSx (2 of 2)


#### Channel coding parameters for UL\_ISDN

Table 3.1.2-5 Physical channel parameters for UL\_ISDN

Parameter	Unit	Level
Information bit rate	kbps	64
DPDCH	kbps	240
DPCCH	kbps	15
DPCCH Slot Format #i	-	0
DPCCH/DPDCH power	dB	-5.46
ratio		

Table 3.1.2-6 Parameters for 64 kbps data

Number of TrChs	1	
Transport Block Size	640 bits	
Transport Block Set Size	4*640 bits	
Rate Matching attribute	170	
CRC	16 bits	
Coding	Turbo coding, coding rate = $1/3$	
ТТІ	40 ms	



#### Chapter 3 Details of Standard Waveform Pattern

Figure 3.1.2-3 Channel coding for UL ISDN





Figure 3.1.2-4 Multiplexing for UL ISDN

Channel coding parameters for UL\_64kbps\_Packet

Parameter	Unit	Level
Information bit rate	kbps	64
DPDCH	kbps	240
DPCCH	kbps	15
DPCCH Slot Format #i	-	0
DPCCH/DPDCH power	dB	-5.46
ratio		

Table 3.1.2-8 Parameters for 64 kbps data

Number of TrChs	;	1	
Transport Block S	Size	336 bits	
Transport Block Set Size	64 kbps	336*B bits (B = 4)	
Rate Matching at	tribute	150	
CRC		16 bits	
Coding		Turbo coding, coding rate = $1/3$	
ТТІ		20 ms	



Chapter 3 Details of Standard Waveform Pattern

Figure 3.1.2-5 Channel coding for UL 64 kbps packet




Figure 3.1.2-6 Multiplexing for UL 64 kbps packet

### 3.1.3 UL\_Interferer

These waveform patterns execute division and spreading to physical channels, and power setting conforming to the Characteristics of the W-CDMA interference signal standard described in 3GPP TS 25.141 Annex I.

Parameter	Setting Value	
Scrambling Code	1 <sub>H</sub>	
DTCH Information Data	PN9	
DCCH Information Data	All 0	
Over sampling rate	4, 3 (UL_Interferer_ov3)	
Marker 1	Frame Clock	
Marker 2	Slot Clock	
Marker 3	_	

Table 3.1.3-1 UL\_Interferer parameters

Table 3.1.3-2	Physical channel parameters	for UL Interferer

Parameter	Unit	Level
Channel Bit Rate	kbps	64
DPDCH	kbps	240
DPCCH	kbps	15
DPCCH Slot Format #i	_	0
DPCCH/DPDCH power ratio	dB	-5.46

#### 3.1.4 DL\_RMCxxxkbps

These waveform patterns execute channel coding conforming to the DL Reference Measurement Channel standard described in 3GPP TS 25.101 Annex A, and execute division and spreading to physical channels in order to generate DPCH. They also execute power setting for control channels conforming to the standard described in 3GPP TS 25.101 Annex C.

Table 3.1.4-1 lists the parameters commonly used by each waveform pattern. When outputting each waveform pattern, marker signal (Marker 1, Marker 2) as outlined in the Table 3.1.4-1 is output from Marker1 Output connector of MG3710A rear panel or from AUX connector. For details of output connector setting, refer to 7.4.2 "Route Output Connectors" in MG3710A Vector Signal Generator Operation Manual (Mainframe).

Parameter	Setting Value
Scrambling Code	$80_{ m H}$
DTCH Information Data	PN9
DCCH Information Data	All 0
SFN count	4096
Over sampling rate	4
Ch Code (P-CPICH)	0
Ch Code (P-CCPCH)	1
Ch Code (PICH)	16
Ch Code (DPCH for DL_RMC_12.2kbps)	96
Ch Code (DPCH for DL_RMC_12.2kbps_RX)	96
Ch Code (DPCH for	96
DL_RMC_12.2kbps_MIL)	
Ch Code (DPCH for DL_RMC_64kbps)	24
Ch Code (DPCH for DL_RMC_144kbps)	12
Ch Code (DPCH for DL_RMC_384kbps)	6
Ch Code (DPCH for DL_AMR_TFCSx)	96
Ch Code (DPCH for DL_ISDN)	24
Ch Code (DPCH for DL_384kbps_Packet)	6
OCNS	See Table 3.1.4-2.
Marker 1	TTI Pulse
Marker 2	_
Marker 3	_
AWGN addition	Enable

Table 3.1.4-1 List of common parameters

Channelization Code at SF = 128	Relative Level Setting (dB)	DPCH Data
2	-1	The DPCH data for
11	-3	each channelization
17	-3	code shall be
23	-5	uncorrelated with each other and with
31	-2	any wanted signal
38	-4	over the period of
47	-8	any measurement.
55	-7	1
62	-4	
69	-6	
78	-5	1
85	-9	1
94	-10	
125	-8	
113	-6	
119	0	

Table 3.1.4-2 Parameters for OCNS

Table 3.1.4-3	Physical channel powers for DL_RMC12_2kbps_RX and
	DL_RMC12_2kbps_ACS

Physical Channel	Power Ratio
P-CPICH	$P$ -CPICH_Ec/DPCH_Ec = 7 dB
Р-ССРСН	$P$ -CCPCH_Ec/DPCH_Ec = 5 dB
SCH	$SCH_Ec/DPCH_Ec = 5 dB$
PICH	$PICH_Ec/DPCH_Ec = 2 dB$
DPCH	$DPCH_Ec/Ior = -10.3 dB$

Table 3.1.4-4	Physical channel	powers for DL	_RMC12_2kbps_MIL
	i nyonoar onanno.		

Physical Channel	Power ratio
P-CPICH	$P$ -CPICH_Ec/Ior = $-10 \text{ dB}$
P-CCPCH	$P$ -CCPCH_Ec/Ior = $-12 \text{ dB}$
SCH	$SCH_Ec/Ior = -12 dB$
PICH	$PICH_Ec/Ior = -15 dB$
DPCH	$DPCH\_Ec/Ior = -19 \text{ dB}$
OCNS	Power where the total power for all channels including OCNS is 0 dB

Physical Channel		Power ratio	
P-CPICH		$P$ -CPICH_Ec/Ior = $-10 \text{ dB}$	
P-CCPCH		$P$ -CCPCH_Ec/Ior = $-12 \text{ dB}$	
SCH		$SCH_Ec/Ior = -12 dB$	
PICH		$PICH_Ec/Ior = -15 dB$	
	12.2 kbps	$DPCH\_Ec/Ior = -16.6 dB$	
DDCH	64 kbps	$DPCH\_Ec/Ior = -12.8 \text{ dB}$	
DPCH	144 kbps	$DPCH_Ec/Ior = -9.8 dB$	
	384 kbps	$DPCH_Ec/Ior = -5.5 dB$	
OCNS		Power where the total power for all channels including OCNS is 0 dB	

#### Table 3.1.4-5 Physical channel powers for DL\_RMCxxxkbps (other than DL\_RMC12\_2kbps\_RX, DL\_RMC12\_2kbps\_ACS and DL\_RMC12\_2kbps\_MIL)

 Channel coding parameters for DL\_RMC\_12\_2kbps, DL\_RMC\_12\_2kbps\_RX, DL\_RMC\_12\_2kbps\_ACS and DL\_RMC\_12\_2kbps\_MIL

# Table 3.1.4-6Physical channel parameters for DL reference<br/>measurement channel 12.2 kbps

Parameter	Unit	Level
Information bit rate	kbps	12.2
DPCH	ksps	30
Slot Format #i	-	11
TFCI	-	On
Power offsets PO1, PO2 and PO3	dB	0
Puncturing	%	14.7

Table 3.1.4-7	Transport channel parameters for DL reference
	measurement channel 12.2 kbps

Parameter	DTCH	DCCH
Transport Channel Number	1	2
Transport Block Size	244	100
Transport Block Set Size	244	100
Transmission Time Interval	20 ms	40 ms
Type of Error Protection	Convolution Coding	Convolution Coding
Coding Rate	1/3	1/3
Rate Matching attribute	256	256
Size of CRC	16	12

### DCCH

## DTCH




Figure 3.1.4-1 Channel coding for DL reference measurement channel (12.2 kbps)

Channel coding parameters for DL\_RMC\_64kbps

Table 3.1.4-8	Physical channel parameters for DL reference
	measurement channel 64 kbps

Parameter	Unit	Level
Information bit rate	kbps	64
DPCH	ksps	120
Slot Format #i	-	13
TFCI	-	On
Power offsets PO1, PO2 and PO3	dB	0
Repetition	%	2.9

Table 3.1.4-9	Transport channel parameters for DL reference
	measurement channel 64 kbps

Parameter	DTCH	DCCH	
Transport Channel Number	1	2	
Transport Block Size	1280	100	
Transport Block Set Size	1280	100	
Transmission Time Interval	20 ms	40 ms	
Type of Error Protection	Turbo Coding	Convolution Coding	
Coding Rate	1/3	1/3	
Rate Matching attribute	256	256	
Size of CRC	16	12	
Position of TrCH in radio frame	fixed	fixed	




Figure 3.1.4-2 Channel coding for DL reference measurement channel (64 kbps)

Channel coding parameters for DL\_RMC\_144kbps


Table 3.1.4-10	Physical channel parameters for DL reference
	measurement channel 144 kbps

Parameter	Unit	Level
Information bit rate	kbps	144
DPCH	ksps	240
Slot Format #i	_	14
TFCI	-	On
Power offsets PO1, PO2 and PO3	dB	0
Puncturing	%	2.7

Table 3.1.4-11	Transport channel parameters for DL reference
	measurement channel 144 kbps

Parameter	DTCH	DCCH	
Transport Channel Number	1	2	
Transport Block Size	2880	100	
Transport Block Set Size	2880	100	
Transmission Time Interval	20 ms	40 ms	
Type of Error Protection	Turbo Coding	Convolution Coding	
Coding Rate	1/3	1/3	
Rate Matching attribute	256	256	
Size of CRC	16	12	
Position of TrCH in radio frame	fixed	fixed	

DCCH



DTCH

Figure 3.1.4-3 Channel coding for DL reference measurement channel (144 kbps)

Channel coding parameters for DL\_RMC\_384kbps


Table 3.1.4-12	Physical channel parameters for DL reference
	measurement channel 384 kbps

Parameter	Unit	Level
Information bit rate	kbps	384
DPCH	ksps	480
Slot Format #i	-	15
TFCI	-	On
Power offsets PO1, PO2 and PO3	dB	0
Puncturing	%	22

Table 3.1.4-13	Transport channel parameters for DL reference
	measurement channel 384 kbps

Parameter	DTCH	DCCH	
Transport Channel Number	1	2	
Transport Block Size	3840	100	
Transport Block Set Size	3840	100	
Transmission Time Interval	10 ms	40 ms	
Type of Error Protection	Turbo Coding	Convolution Coding	
Coding Rate	1/3	1/3	
Rate Matching attribute	256	256	
Size of CRC	16	12	
Position of TrCH in radio frame	fixed	fixed	

DCCH



DTCH

Figure 3.1.4-4 Channel coding for DL reference measurement channel (384 kbps)

### 3.1.5 DL\_AMR\_TFCSx/DL\_ISDN/DL\_384kbps\_Packet

These waveform patterns execute channel coding, division and spreading to physical channels, and power setting conforming to the Channel coding and multiplexing example (FDD, Downlink) standard described in 3GPP TS 25.944 Section 4.1.1.

Table 3.1.5-1 lists the parameters commonly used by each waveform pattern. When outputting each waveform pattern, marker signal (Marker 1, Marker 2) as outlined in the Table 3.1.5-1 is output from Marker1 Output connector of MG3710A rear panel or from AUX connector. For details of output connector setting, refer to 7.4.2 "Route Output Connectors" in MG3710A Vector Signal Generator Operation Manual (Mainframe).


Parameter	Setting Value
Scrambling Code	80 <sub>H</sub>
DTCH Information Data	PN9
DCCH Information Data	All 0
Over sampling rate	4
Marker 1	TTI Clock
Marker 2	_
Marker 3	_
AWGN addition	Enable

Table 3.1.5-1 List of common parameters

Number of	TrChs	3		
Transport	TrCH#a	0, 39 or 81 bits		
Block	TrCH#b	103 bits		
Size	TrCH#c	60 bits		
TFCS	#1	$N_{\rm TrCHa}$ = 1*81, $N_{\rm TrCHb}$ = 1*103, $N_{\rm TrCHc}$ = 1*60 bits		
	#2	$N_{TrCHa} = 1*39$ , $N_{TrCHb} = 0*103$ , $N_{TrCHc} = 0*60$ bits		
	#3	$N_{TrCHa} = 1*0$ , $N_{TrCHb} = 0*103$ , $N_{TrCHc} = 0*60$ bits		
Rate Matchi	ing attribute	$RM_a=200, RM_b=190, RM_c=235$		
CRC		12 bits (attached to TrCh#a only)		
CRC parity bit attachment for 0 bit		Applied to TrCh#a only.		
transport block				
Coding		CC,		
		coding rate = 1/3 for TrCh#a, b		
		coding rate = 1/2 for TrCh#c		
ТТІ		20 ms		

Channel coding parameters for DL\_AMR\_TFCSx

Table 3.1.5-2 Parameters for 12.2 kbps data



#### Chapter 3 Details of Standard Waveform Pattern

\* CRC and tail bits for TrCH#a is attached even if N<sub>TrCha</sub>=0 bits since CRC parity bit attachment for 0 bit transport block is applied.

### Figure 3.1.5-1 Channel coding and multiplexing for DL AMR TFCSx (1 of

2)





Table 3.1.5-3 Parameters for 3.4 kbps data



15 1 2

15 1 2

٠

CEN=4N+3 Pilot symbol 4

TPC

•

.

٠ ٠

CFN=4N+2

Table 3.1.5-4 Physical channel parameters for 12.2 kbps and 3.4 kbps data

• •

CFN=4N+1

Symbol Rate	N <sub>pilot</sub>	N <sub>TFCI</sub>	N <sub>TPC</sub>	N <sub>data1</sub>	N <sub>data2</sub>
(ksps)	(bits)	(bits)	(bits)	(bits)	(bits)
30	4	0	2	6	

15 1 2

1 2

30 ksps DPCH

٠ •

CFN=4N

٠

Channel coding parameters for DL\_ISDN

Number of TrChs	1
Transport Block Size	640 bits
Transport Block Set Size	4*640 bits
Rate Matching attribute	170
CRC	16 bits
Coding	Turbo coding, coding rate = $1/3$
ТТІ	40 ms
Transport block CRC attachment ↓ TrBk concatenation ↓ Turbo coding R=1/3 ↓ Tail bit attachment ↓ Rate matching	#1       • • •       #4         640       640         #1       CRC         640       16         640       16         2624         Tail         7872         Tail         7872       12
1 <sup>st</sup> interleaving	7884+N <sub>RM</sub>
Radio frame segmentation	#1     7884+N <sub>RM</sub> (7884+N <sub>RM</sub> )/4     #4       (7884+N <sub>RM</sub> )/4     (7884+N <sub>RM</sub> )/4
	To TrCh Multiplexing

#### Table 3.1.5-5 Parameters for 64 kbps data




Figure 3.1.5-3 Channel coding and multiplexing for DL ISDN

Table 3.1.5-6 Physical channel parameters for 64 kbps and 3.4 kbps data
---

Symbol Rate (ksps)	No. of Physical Channel	N <sub>pilot</sub> (bits)	N <sub>TFCI</sub> (bits)	N <sub>TPC</sub> (bits)	N <sub>data1</sub> (bits)	N <sub>data2</sub> (bits)
120	1	8	8	4	28	112

Channel coding parameters for DL\_384kbps\_Packet

#### Table 3.1.5-7 Packet data parameters for 384 kbps data

Number of TrChs	1
Transport Block Size	336 bits
Transport Block Set Size	336*B bits (B = 12)
Rate Matching attribute	145
CRC	16 bits
Coding	Turbo coding, coding rate = $1/3$
ТТІ	10 ms




Figure 3.1.5-4 Channel coding for DL 384 kbps packet




Figure 3.1.5-5 Multiplexing for DL 384 kbps

Table 3.1.5-8	Physical channel	parameters for 384 kb	ps and 3.4 kbps data
---------------	------------------	-----------------------	----------------------

Data Rate (kbps)	Symbol Rate (ksps)	No. of Physical Channel: P	N <sub>pilot</sub> (bits)	N <sub>TFCI</sub> (bits)	N <sub>TPC</sub> (bits)	N <sub>data1</sub> (bits)	N <sub>data2</sub> (bits)
384	480	1	16	8	8	120	488

### 3.1.6 DL\_Interferer

DL\_Interferer is a modulated signal code-multiplexed according to the parameters described in 3GPP TS25.104 Annex C.4 W-CDMA Modulated Interferer.

Parameter	Setting Value
Scrambling Code	0 <sub>H</sub>
Over sampling rate	4, 3 (DL_Interferer_ov3)

Table 3.1.6-2	Physical channel parameters for DL_Interferer	
---------------	---	--

Channe I Type	Spreadi ng Factor	Channelization Code	Timing Offset (x256T <sub>chip</sub> )	Power	Note
P-CCP CH	256	1	0	P-CCPCH_Ec/I or = -10 dB	
SCH	256	_	0	SCH_Ec/Ior = -10 dB	The SCH power is equally divided and distributed into 2 channels of P-SCH and S-SCH.
P-CPIC H	256	0	0	P-CPICH_Ec/Io r = -10 dB	
PICH	256	16	16	PICH_Ec/Ior = -15 dB	
OCNS	See Table	3.1.6-3.			The total power of the OCNS channel and all the channels above is 0 dB.

Channelization Code at SF = 128	Relative Level Setting (dB)	DPCH Data
2	-1	The DPCH data for
11	-3	each channelization
17	-3	code shall be uncorrelated with
23	-5	each other and with
31	-2	any wanted signal
38	-4	over the period of
47	-8	any measurement.
55	-7	
62	-4	
69	-6	
78	-5	
85	-9	
94	-10	]
125	-8	
113	-6	]
119	0	

#### Table 3.1.6-3 Parameters for OCNS

### 3.1.7 TestModel\_x\_xxDPCH

TestModel\_x\_xxDPCH is a downlink multiplexed signal that is code-multiplexed according to the parameters described in 3GPP TS25.141 Section 11.4.0 Test Models.

Table 3.1.7-1 List of common parameters

Parameter	Setting Value
Scrambling Code *	O <sub>H</sub>
Over sampling rate	4

- \*: For offset frequency (5\*N[MHz]) of multicarrier when the lowest frequency carrier is 0, the Scrambling Code of each carrier is N. Time offset for each carrier frame is N/5, 2\*N/5, 3\*N/5, ... when setting the carrier of N=0 as the reference
- ♦ Test Model 1

Туре	Number of Channels	Fraction of Power (%)	Level Setting (dB)	Channelizatio n Code	Timing Offset (x256T <sub>chip</sub> )
P-CCPCH+SCH	1	10	-10	1	0
Primary CPICH	1	10	-10	0	0
PICH	1	1.6	-18	16	120
S-CCPCH containing PCH (SF = 256)	1	1.6	-18	3	0
DPCH (SF = 128)	4/8/16/32/6 4	76.8 in total	See Table 3.1	.7-3.	

The multicarriers (Test\_Model\_1\_64DPCHx2/3/4) of Test Model 1 are assigned to the offset frequency as follows:

Test_Model_1_64DPCHx2 (2 carriers):	–2.5 MHz, +2.5 MHz
Test_Model_1_64x2_10M (2 carriers):	–5 MHz, +5 MHz
Test_Model_1_64x2_15M (2 carriers):	-7.5  MHz, +7.5  MHz
Test_Model_1_64DPCHx3 (3 carriers):	0 MHz, +10 MHz, +15 MHz
	(+5 MHz carrier is blank.)
Test_Model_1_64DPCHx4 (4 carriers):	–7.5 MHz, –2.5 MHz, +2.5 MHz,
	+7.5 MHz

Code	Timing Offset (x256Tchip)	Level settings (dB) (4 codes)	Level settings (dB) (8 codes)	Level Settings (dB) (16 codes)	Level Settings (dB) (32 codes)	Level Settings (dB) (64 codes)
2	86	-5	-7	-10	-13	-16
11	134	-	-16	-12	-13	-16
17	52	-	-	-12	-14	-16
23	45	-	-	-14	-15	-17
31	143	-	-	-11	-17	-18
38	112	-7	-11	-13	-14	-20
47	59	-	-	-17	-16	-16
55	23	-	-11	-16	-18	-17
62	1	-	-	-13	-16	-16
69	88	-	-	-15	-19	-19
78	30	-9	-10	-14	-17	-22
85	18	-	-12	-18	-15	-20
94	30	-	-	-19	-17	-16
102	61	-	-	-17	-22	-17
113	128	-	-8	-15	-20	-19
119	143	-9	-12	-9	-24	-21
7	83	-	-	_	-20	-19
13	25	-	-	_	-18	-21
20	103	-	-	_	-14	-18
27	97	-	-	_	-14	-20
35	56	-	-	_	-16	-24
41	104	-	-	_	-19	-24
51	51	-	-	_	-18	-22
58	26	-	-	_	-17	-21
64	137	-	-	_	-22	-18
74	65	-	-	_	-19	-20
82	37	-	-	_	-19	-17
88	125	-	-	_	-16	-18
97	149	-	-	_	-18	-19
108	123	-	-	_	-15	-23
117	83	-	-	_	-17	-22
125	5	-	-	_	-12	-21
4	91	-	-	_	_	-17
9	7	-	-	_	-	-18
12	32	-	-	-	_	-20

Table 3.1.7-3 Parameters for DPCH

### Chapter 3 Details of Standard Waveform Pattern

	Table 5.1.7-5 Tarameters for Dr Off (Contra)						
Code	Timing Offset (x256Tchip)	Level settings (dB) (4 codes)	Level settings (dB) (8 codes)	Level Settings (dB) (16 codes)	Level Settings (dB) (32 codes)	Level Settings (dB) (64 codes)	
14	21	-	-	_	_	-17	
19	29	-	-	-	-	-19	
22	59	-	-	_	_	-21	
26	22	-	-	_	_	-19	
28	138	-	-	_	_	-23	
34	31	-	-	_	_	-22	
36	17	-	-	_	_	-19	
40	9	-	-	_	_	-24	
44	69	-	-	_	_	-23	
49	49	-	-	_	_	-22	
53	20	-	-	_	_	-19	
56	57	-	-	_	_	-22	
61	121	-	-	_	_	-21	
63	127	-	-	_	_	-18	
66	114	-	-	_	_	-19	
71	100	-	-	_	_	-22	
76	76	-	-	_	_	-21	
80	141	-	-	_	-	-19	
84	82	-	-	-	_	-21	
87	64	-	-	_	-	-19	
91	149	-	-	_	-	-21	
95	87	-	-	-	_	-20	
99	98	-	-	-	_	-25	
105	46	-	-	_	_	-25	
110	37	-	-	_	_	-25	
116	87	-	-	_	_	-24	
118	149	-	-	_	_	-22	
122	85	-	-	_	_	-20	
126	69	-	-	_	_	-15	

Table 3.1.7-3 Parameters for DPCH (Cont'd)

#### Test Model 2

Туре	Number of Channels	Fraction of Power (%)	Level Setting (dB)	Channelizatio n Code	Timing Offset (x256T <sub>chip</sub> )
P-CCPCH+SCH	1	10	-10	1	0
Primary CPICH	1	10	-10	0	0
PICH	1	5	-13	16	120
S-CCPCH containing PCH (SF = 256)	1	5	-13	3	0
DPCH (SF = 128)	3	2 x 10, 1 x 50	2 x -10, 1 x -3	24, 72, 120	1, 7, 2

#### Table 3.1.7-4 Channel configuration of Test Model 2

♦ Test Model 3

Table 3.1.7-5	Channel configuration of Test Model 3
---------------	---------------------------------------

Туре	Number of Channels	Fraction of Power (%) 4/8/16/32	Level Setting (dB) 4/8/16/32	Channelization Code	Timing Offset (x256T <sub>chip</sub> )
P-CCPCH+SCH	1	15,8/15,8/1 2,6/7,9	-8/-8/ -9/-11	1	0
Primary CPICH	1	15,8/15,8/1 2,6/7,9	-8/-8/ -9/-11	0	0
PICH	1	2.5/2.5/5/1. 6	-16/-16/ -13/-18	16	120
S-CCPCH containing PCH (SF = 256)	1	2.5/2.5/5/1. 6	-16/-16/ -13/-18	3	0
DPCH (SF = 256)	4/8/16/32	63,4/63,4/6 3,7/80,4 in total	See Table 3.1.7	7-6.	

	Table 3.1.7-6    Parameters for Test Model 3					
Code	T <sub>offset</sub>	Level settings(dB) (4 codes)	Level settings(dB) (8 codes)	Level Settings (dB) (16 codes)	Level Settings (dB) (32 codes)	
64	86	-8	-11	-14	-16	
69	134	-	-	-14	-16	
74	52	-	-11	-14	-16	
78	45	-	-	-14	-16	
83	143	-	-	-14	-16	
89	112	-8	-11	-14	-16	
93	59	-	-	-14	-16	
96	23	-	-11	-14	-16	
100	1	-	-	-14	-16	
105	88	-	-	-14	-16	
109	30	-8	-11	-14	-16	
111	18	-	-11	-14	-16	
115	30	-	-	-14	-16	
118	61	-	-	-14	-16	
122	128	-	-11	-14	-16	
125	143	-8	-11	-14	-16	
67	83	-	-	_	-16	
71	25	-	-	_	-16	
76	103	-	-	_	-16	
81	97	-	-	_	-16	
86	56	-	-	_	-16	
90	104	-	-	_	-16	
95	51	-	-	_	-16	
98	26	-	-	_	-16	
103	137	-	-	_	-16	
108	65	-	-	_	-16	
110	37	-	-	_	-16	
112	125	-	-	_	-16	
117	149	-	-	_	-16	
119	123	-	-	_	-16	
123	83	-	-	_	-16	
126	5	-	-	_	-16	

### Chapter 3 Details of Standard Waveform Pattern

#### ♦ Test Model 4

Туре	Number of Channels	Fraction of Power (%)	Level Setting (dB)	Channelizati on Code	Timing Offset
P-CCPCH+SCH when Primary CPICH is disabled	1	100	0	1	0
P-CCPCH+SCH when Primary CPICH is enabled	1	50	-3	1	0
Primary CPICH1	1	50	-3	0	0

#### Table 3.1.7-7 Channel configuration of Test Model 4

#### 3.1.8 TestModel 5 xDPCH

These waveforms are downlink multiplexed signals that include HS-SCCH and HS-PDSCH equivalent to Test Model 5, which is described in 3GPP TS25.141 Section 6.1.

The settings are the same as that shown in Section 3.1.9. Refer to 3.1.9 "TestModel\_5\_xHSPDSCH" for details.

### 3.1.9 TestModel\_5\_xHSPDSCH

These waveforms are downlink multiplexed signals that include HS-SCCH and HS-PDSCH equivalent to Test Model 5, which is described in 3GPP TS25.141 Section 6.1.

Table 3.1.9-1 List of common parameters

Parameter	Setting Value
Scrambling Code	$0_{ m H}$
Over sampling rate	4

Parameter	Setting Value
Scrambling Code	$0_{ m H}$
Over sampling rate	4

Туре	Number of Channels	Level Setting (dB)	Channelizatio n Code	Timing Offset (x256T <sub>chip</sub> )
P-CCPCH+SCH	1	-11	1	0
Primary CPICH	1	-11	0	0
PICH	1	-19	16	120
S-CCPCH containing PCH (SF = 256)	1	-19	3	0
DPCH (SF = 128)	30/14/6/4*	See Table 3.1.9-3.		
HS-SCCH	2	See Table 3.1.9-4.		
HS-PDSCH (16QAM)	8/4/2*	See Table 3.1.9-5.		

Table 3.1.9-2 Physical Channel Power

\*: DPCH is 6 channels when HS-PDSCH is 2 channels,

4 channel or 14 channels when HS-PDSCH is 4 channels, and 30 channels when HS-PDSCH is 8 channels.

## 3.1 W-CDMA Waveform Pattern

Code (SF = 128)	Timing Offset (x256Tchip)	Level Settings (dB) (30 codes)	Level Settings (dB) (14 codes)	Level Settings (dB) (6 codes)	Level settings (dB)(4 codes)
15	86	-20	-17	-17	-15
23	134	-20	-19	-15	-15
68	52	-21	-19	-15	-18
76	45	-22	-20	-18	-12
82	143	-24	-18	-16	-
90	112	-21	-20	-17	-
5	59	-23	-25	_	-
11	23	-25	-23	_	-
17	1	-23	-20	_	-
27	88	-26	-22	_	-
64	30	-24	-21	_	-
72	18	-22	-22	_	-
86	30	-24	-19	_	-
94	61	-28	-20	_	-
3	128	-27	_	_	-
7	143	-26	_	_	-
13	83	-27	_	_	-
19	25	-25	_	_	-
21	103	-21	_	_	-
25	97	-21	_	_	-
31	56	-23	_	_	-
66	104	-26	_	_	-
70	51	-25	_	_	-
74	26	-24	_	_	-
78	137	-27	_	_	-
80	65	-26	_	_	-
84	37	-23	_	_	-
88	125	-25	_	_	-
89	149	-22	_	_	-
92	123	-24	_	_	-

Table 3.1.9-3 Setting for DPCH

## Chapter 3 Details of Standard Waveform Pattern

Code (SF = 128)	Timing Offset (x256Tchip)	Level Settings (dB)
9	0	-15
29	0	-21

Code (SF = 16)	Timing Offset (x256Tchip)	Level Settings (dB) (8 codes)	Level Settings (dB) (4 codes)	Level Settings (dB) (2 codes)
4	0	-11	-8	-5
5	0	-11	-8	-
6	0	-11	-	_
7	0	-11	-	-
12	0	-11	-8	-5
13	0	-11	-8	_
14	0	-11	-	-
15	0	-11	_	_

## Table 3.1.9-5 Setting for HS-PDSCH

# 3.1.10 TestModel\_6\_xHSPDSCH

These waveforms are downlink multiplexed signals that include HS-SCCH and HS-PDSCH equivalent to Test Model 6, which is described in 3GPP TS25.141 Section 6.1.

Table 3.1.10-1	List of common parameters
----------------	---------------------------

Parameter	Setting Value		
Scrambling Code	0 <sub>H</sub>		
Over sampling rate	4		

		0		
Туре	Number of Channels	Level Setting (dB)	Channelization Code	Timing Offset (x256T <sub>chip</sub> )
P-CCPCH+SCH	1	-11	1	0
Primary CPICH	1	-11	0	0
PICH	1	-19	16	120
S-CCPCH containing PCH (SF = 256)	1	-19	3	0
DPCH (SF = 128)	30/4*	See Table 3.1.10-3.		
HS-SCCH	2	See Table 3.1.10-4.		
HS-PDSCH (64QAM)	8/4*	See Table 3.1.10-5.		

#### Table 3.1.10-2 Channel configuration of Test Model 6

\*: DPCH is 4 channels when HS-PDSCH is 4 channels, and 30 channels when HS-PDSCH is 8 channels.

#### Table 3.1.10-3 Setting for DPCH Code **Timing Offset** Level Settings (dB) Level settings(dB)(4 (x256Tchip) (30 codes) codes) (SF = 128)1586 -17-13 23134-17-15 -18-9 68 527645-19-12 82143-21-90 112-18- $\mathbf{5}$ -20- $\mathbf{59}$ 11 23-22-171 -20-2788 -23-64-21-3072 -18 -19-2186 30 --9461 -253 128-24- $\overline{7}$ 143-23-13-24-83 19 -22-2521-103 -182597-18-31 56-20-66 104 -23-70 51-22-7426-21-78137-24--2380 65-84 37-22-88 125-22-89 -22-14992123-21-

## Chapter 3 Details of Standard Waveform Pattern

## 3.1 W-CDMA Waveform Pattern

Code (SF = 128)	Timing Offset (x256Tchip)	Level Settings (dB)			
9	0	-15			
29	0	-21			

## Table 3.1.10-4 Settings for HS-SCCH

## Table 3.1.10-5 Setting for HS-PDSCH

Code (SF = 16)	Timing Offset (x256Tchip)	Level Settings (dB) (8 codes)	Level settings (dB) (4 codes)
4	0	-12	-9
5	0	-12	-9
6	0	-12	-
7	0	-12	-
12	0	-12	-9
13	0	-12	-9
14	0	-12	-
15	0	-12	-

# 3.2 LTE Waveform Pattern

Г

LTE waveform patterns are provided as shown in Table 3.2-1.

The parameters of E-UTRA Test Models described in chapter 6 of 3GPP TS36.141 is set. For the E-TM1.1, E-TM1.2, E-TM2, E-TM3.1, E-TM3.2, and E-TM3.3 test models, Channel Bandwidth can be respectively set to 1.4 MHz, 3 MHz, 5 MHz, 10 MHz, 15 MHz, or 20 MHz. For details about the E-UTRA Test Models parameters, see chapter 6 of 3GPP TS36.141.

Main Use	Test Model	Band Width	File Name			
Package name:	Package name: LTE_FDD (BS Tx test)					
		$1.4 \mathrm{~MHz}$	E-TM_1-1_01M4_FDD			
		3 MHz	E-TM_1-1_03M_FDD			
	E-TM1.1	$5\mathrm{MHz}$	E-TM_1-1_05M_FDD			
	E-11V11.1	10 MHz	E-TM_1-1_10M_FDD			
		$15 \mathrm{MHz}$	E-TM_1-1_15M_FDD			
		20 MHz	E-TM_1-1_20M_FDD			
		$1.4 \mathrm{~MHz}$	E-TM_1-2_01M4_FDD			
		3 MHz	E-TM_1-2_03M_FDD			
	E-TM1.2	$5\mathrm{MHz}$	E-TM_1-2_05M_FDD			
		$10 \mathrm{~MHz}$	E-TM_1-2_10M_FDD			
		$15 \mathrm{MHz}$	$E-TM_1-2_15M_FDD$			
BS Tx Test		20 MHz	E-TM_1-2_20M_FDD			
DS IX lest	E-TM2	$1.4 \mathrm{~MHz}$	E-TM_2_01M4_FDD			
		3 MHz	E-TM_2_03M_FDD			
		$5 \mathrm{MHz}$	E-TM_2_05M_FDD			
		10 MHz	E-TM_2_10M_FDD			
		$15 \mathrm{MHz}$	E-TM_2_15M_FDD			
		$20 \mathrm{~MHz}$	E-TM_2_20M_FDD			
		1.4 MHz	E-TM_3-1_01M4_FDD			
		3 MHz	E-TM_3-1_03M_FDD			
	E-TM3.1	$5\mathrm{MHz}$	E-TM_3-1_05M_FDD			
	11113.1	10 MHz	E-TM_3-1_10M_FDD			
		$15 \mathrm{~MHz}$	E-TM_3-1_15M_FDD			
		$20 \mathrm{~MHz}$	E-TM_3-1_20M_FDD			

Table 3.2-1 LTE Waveform Pattern List

# 3.2 LTE Waveform Pattern

Main Use	Test Model	Band Width	File Name
		$1.4 \mathrm{~MHz}$	E-TM_3-2_01M4_FDD
		$3\mathrm{MHz}$	E-TM_3-2_03M_FDD
	E-TM3.2	$5\mathrm{MHz}$	E-TM_3-2_05M_FDD
		$10\mathrm{MHz}$	E-TM_3-2_10M_FDD
		$15\mathrm{MHz}$	E-TM_3-2_15M_FDD
BS Tx Test		$20\mathrm{MHz}$	E-TM_3-2_20M_FDD
DS 1x lest		$1.4 \mathrm{~MHz}$	E-TM_3-3_01M4_FDD
		$3\mathrm{MHz}$	E-TM_3-3_03M_FDD
		$5\mathrm{MHz}$	E-TM_3-3_05M_FDD
	E-TM3.3	$10\mathrm{MHz}$	E-TM_3-3_10M_FDD
		$15\mathrm{MHz}$	E-TM_3-3_15M_FDD
		$20\mathrm{MHz}$	E-TM_3-3_20M_FDD

 Table 3.2-1
 LTE Waveform Pattern List (Continued)

# 3.3 LTE TDD Waveform Pattern

Г

LTE TDD waveform patterns are provided as shown in Table 3.3-1.

The parameters of E-UTRA Test Models described in chapter 6 of 3GPP TS36.141 is set. For the E-TM1.1, E-TM1.2, E-TM2, E-TM3.1, E-TM3.2, and E-TM3.3 test models, Channel Bandwidth can be respectively set to 1.4 MHz, 3 MHz, 5 MHz, 10 MHz, 15 MHz, or 20 MHz. For details about the E-UTRA Test Models parameters, see chapter 6 of 3GPP TS36.141.

Main Use	Test Model	Band Width	File Name		
Package name: LTE_TDD (BS Tx test)					
		$1.4 \mathrm{~MHz}$	E-TM_1-1_01M4_TDD		
		$3 \mathrm{MHz}$	E-TM_1-1_03M_TDD		
	E-TM1.1	$5~\mathrm{MHz}$	E-TM_1-1_05M_TDD		
		$10 \mathrm{~MHz}$	E-TM_1-1_10M_TDD		
		$15~\mathrm{MHz}$	E-TM_1-1_15M_TDD		
		20 MHz	E-TM_1-1_20M_TDD		
		$1.4 \mathrm{~MHz}$	E-TM_1-2_01M4_TDD		
		3 MHz	E-TM_1-2_03M_TDD		
	E-TM1.2	$5~\mathrm{MHz}$	E-TM_1-2_05M_TDD		
		10 MHz	E-TM_1-2_10M_TDD		
		$15 \mathrm{~MHz}$	E-TM_1-2_15M_TDD		
BS Tx Test		$20~\mathrm{MHz}$	E-TM_1-2_20M_TDD		
DO 1X 1050	E-TM2	1.4 MHz	E-TM_2_01M4_TDD		
		3 MHz	E-TM_2_03M_TDD		
		$5~\mathrm{MHz}$	E-TM_2_05M_TDD		
		10 MHz	E-TM_2_10M_TDD		
		$15\mathrm{MHz}$	E-TM_2_15M_TDD		
		$20~\mathrm{MHz}$	E-TM_2_20M_TDD		
		1.4 MHz	E-TM_3-1_01M4_TDD		
		3 MHz	E-TM_3-1_03M_TDD		
	E-TM3.1	$5~\mathrm{MHz}$	E-TM_3-1_05M_TDD		
		10 MHz	E-TM_3-1_10M_TDD		
		$15 \mathrm{~MHz}$	E-TM_3-1_15M_TDD		
		$20 \mathrm{~MHz}$	E-TM_3-1_20M_TDD		

Table 3.3-1 LTE TDD Waveform Pattern List

٦

# 3.3 LTE TDD Waveform Pattern

Main Use	Test Model	Band Width	File Name
		$1.4 \; \mathrm{MHz}$	E-TM_3-2_01M4_TDD
		$3 \mathrm{MHz}$	E-TM_3-2_03M_TDD
	E-TM3.2	$5~\mathrm{MHz}$	$E-TM_3-2_05M_TDD$
	E-1M3.2	$10 \mathrm{~MHz}$	E-TM_3-2_10M_TDD
		$15~\mathrm{MHz}$	E-TM_3-2_15M_TDD
BS Tx Test		$20~\mathrm{MHz}$	E-TM_3-2_20M_TDD
DS 1x Test		$1.4 \; \mathrm{MHz}$	E-TM_3-3_01M4_TDD
		$3 \mathrm{MHz}$	E-TM_3-3_03M_TDD
	E-TM3.3	$5~\mathrm{MHz}$	E-TM_3-3_05M_TDD
	E-1M3.5	$10 \mathrm{~MHz}$	E-TM_3-3_10M_TDD
		$15~\mathrm{MHz}$	E-TM_3-3_15M_TDD
		$20 \mathrm{~MHz}$	E-TM_3-3_20M_TDD

 Table 3.3-1
 LTE TDD Waveform Pattern List (Continued)

# 3.4 PDC Waveform Pattern

As the PDC waveform pattern, waveform patterns that output uplink/downlink slot 0 only at the full rate or half rate, and unframed waveform patterns for interference signals are provided as shown in Table 3.4-1.

		•	
Waveform Pattern Name	Uplink/Downlink	Half Rate/Full Rate	Output Slot
Package name: PDC			
PI_4_DQPSK_PN9	-	_	Unframed
PI_4_DQPSK_PN15	-	—	Unframed
DL_Full_Rate_Slot0	Downlink	Full rate	Slot 0 only
DL_Half_Rate_Slot0	Downlink	Half rate	Slot 0 only
UL_Full_Rate_Slot0	Uplink	Full rate	Slot 0 only
UL_Half_Rate_Slot0	Uplink	Half rate	Slot 0 only
CW	_	_	_

Table 3.4-1 List of PDC waveform patterns

When outputting each PDC waveform pattern, marker signal (Marker 1, Marker 2, Marker 3) as outlined in the Table 3.4-2 is output from Marker1 Output connector of MG3710A rear panel or from AUX connector. For details of output connector setting, refer to 7.4.2 "Route Output Connectors" in MG3710A Vector Signal Generator Operation Manual (Mainframe).

Table 3.4-2	Marker output data and IQ output level
-------------	--

Marker Signal	Output Data
Marker 1	Frame Clock
Marker 2	RF Gate
Marker 3	Symbol Clock

Transfer and selection of an additional waveform pattern that is generated by adding two signals, such as a desired signal + an interference signal, and using two memories, can be operated easily by selecting a combination file listed in Table 3.4-3 below when the MG3710A is in the Defined mode.

Combination File Name	Comment
Package name: PDC_CMB	
PDC_BS_FULL_RATE_ACS	For base station adjacent channel selectivity test
	UL_Full_Rate_Slot0+PI_4_DQPSK_PN15 (50 kHz offset)
PDC_BS_FULL_RATE_IMD	For base station intermodulation characteristics test
	UL_Full_Rate_Slot0+CW (200 kHz offset) *
PDC_BS_FULL_RATE_SR	For base station spurious sensitivity test
	UL_Full_Rate_Slot0+CW (100 kHz offset)
PDC_BS_HALF_RATE_ACS	For base station adjacent channel selectivity test
	UL_Half_Rate_Slot0+PI_4_DQPSK_PN15 (50 kHz
	offset)
PDC_BS_HALF_RATE_IMD	For base station intermodulation characteristics test
	UL_Half_Rate_Slot0+CW (200 kHz offset) *
PDC_BS_HALF_RATE_SR	For base station spurious sensitivity test
	UL_Half_Rate_Slot0+CW (100 kHz offset)
PDC_UE_FULL_RATE_ACS	For mobile station adjacent channel selectivity test
	DL_Full_Rate_Slot0+PI_4_DQPSK_PN15 (50 kHz offset)
PDC_UE_FULL_RATE_IMD	For mobile station intermodulation characteristics test
	DL_Full_Rate_Slot0+CW (200 kHz offset) *
PDC_UE_FULL_RATE_SR	For mobile station spurious sensitivity test
	DL_Full_Rate_Slot0+CW (100 kHz offset)
PDC_UE_HALF_RATE_ACS	For mobile station adjacent channel selectivity test
	DL_Half_Rate_Slot0+PI_4_DQPSK_PN15 (50 kHz
	offset)
PDC_UE_HALF_RATE_IMD	For mobile station intermodulation characteristics test
	DL_Half_Rate_Slot0+CW (200 kHz offset) *
PDC_UE_HALF_RATE_SR	For mobile station spurious sensitivity test
	DL_Half_Rate_Slot0+CW (100 kHz offset)

Table 3.4-3 List of combination files for PDC reception evaluation

\*: The high-frequency signal generator 1 (modulated desired signal) and the high-frequency signal generator 3 (CW interference signal) are used in combination. When executing an intermodulation characteristics test, it must be externally added with a CW signal (high-frequency signal generator 2) with 100 kHz offset that is generated by another CW signal generator.

#### Note:

To use this combination file, Combination of Baseband Signal (option) is required.

## 3.4.1 Frame configuration

#### At full rate

The PDC system consists of TDMA frames that are composed of three slots, and data is generated cyclically based on one TDMA frame. A PN9 pseudo random pattern in each slot is independent within the slot and has continuity. In downlink, all 1 data are output for the bit sequence in Slots 1 and 2. In uplink, Slots 1 and 2 are burst off.




Figure 3.4.1-1 Frame configuration at full rate

## At half rate

The PDC system consists of TDMA frames that are composed of six slots, and data is generated cyclically based on one TDMA frame. A PN9 pseudo random pattern in each slot is independent within the slot and has continuity. In downlink, all 1 data are output for the bit sequence in Slots 1 through 5. In uplink, Slots 1 through 5 are burst off.

<		40	0 ms		
Slot 0	Slot 1	Slot 2	Slot 3	Slot 4	Slot 5

Figure 3.4.1-2 Frame configuration at half rate

#### Unframed waveform pattern

For interference signals, unframed pseudo random patterns are output for which  $\pi/4$  DQPSK modulation was performed. At this time, the positions of the first and last symbol points of the arbitrary waveform pattern are changed to adjust the data length, so as to retain the continuity of the pseudo random pattern.




Figure 3.4.1-3 Unframed waveform pattern configuration

# 3.4.2 Slot configuration

There are four types of slot configurations according to the communication channels (uplink/downlink).

Uplink communication channel (UP TCH)

		1								
	R	Р	тсн	SW	СС	SF	SACCH	тсн	G	
	4	2	112	20	8	1	15	112	6	
R:		Guard time for burst transient response $0_{\rm H}$ (4 bits)								
Ъ:		Pre	eamble					$2_{ m H}$ (2 bits)		
TCH	:	For	r user inform	nation tr	ansfe	r	PN pseud	lo random pa	ttern	
							independ	ent in each s	lot (PN	
							pattern i	s continuous	in TCF	
							a slot).			
SW:		Sync word					Slot $0 = 785B4_{H}$ (20 bits)			
						Slot $1 = 62DC9_{H}$ (20 bits)				
							Slot $2 = 7$	$\rm E28A_{H}$ (20 bi	its)	
CC:		Co	lor code					$00_{ m H}$ (8 bits)		
SF:		Steal flag 0 <sub>H</sub> (1 bit)								
SACCH: Low-speed associated control channel 0000H (15 bits)										
G:	Guard time for burst transient response $O_{\rm H}$ (6 bits)									
Scrai	mble	e fu	nction (TCH	, SF, SA	CCH)	):		Off		

Downlink communication channel (DOWN TCH)

							,		
	R	Ρ	тсн	SW	сс	SF	SACCH	тсн	
	4	2	112	20	8	1	21	112	
R:	Gı	uar	d time for bu	ırst trar	nsient	res	ponse O <sub>H</sub>	(4 bits)	
D:	Pr	ear	nble				$2_{ m H}$	(2  bits)	
TCH:	Fo	or u	ser informat	ion trar	nsfer	PN	l pseudo	random patte	ern
						independent in each slot (PN			(PN
						pattern is continuous in TCH of			
						a s	slot).		
SW:	Sy	vnc	word			Slo	t = 874	$A4B_{ m H}$ (20 bits)	)
						Slo	ot 1 = 9D	$236_{ m H}$ (20 bits)	)
						Slo	ot 2 = 811	$075_{ m H}$ (20 bits)	)
CC:	Co	olor	code				00	$_{ m H}$ (8 bits)	
SF:	Steal flag $0_{\rm H}$ (1 bit)								
SACCH	: Lo	w-s	speed associa	ated con	trol c	han	nel 00	0000H (21 bi	ts)
Scramb	le fi	inct	tion (TCH, S	F, SAC	CH):		Of	f	

# 3.5 PDC PACKET Waveform Pattern

As the PDC PACKET waveform pattern, waveform patterns for uplink and downlink are provided as shown in Table 3.5-1.

Waveform Pattern Name	Uplink/Downlink	Output Slot	
Package name: PDC			
DL_Packet_Slot_0	Downlink	Slot 0 only	
DL_Packet_Slot_01	Downlink	Slots 0 and 1	
DL_Packet_Slot_all	Downlink	Slots 0, 1, and 2	
UL_Packet_Slot_0	Uplink	Slot 0 only	

Table 3.5-1 List of PDC PACKET waveform patterns

When outputting each PDC PACKET waveform pattern, marker signal (Marker 1, Marker 2, Marker 3) as outlined in the Table 3.5-2 is output from Marker1 Output connector of MG3710A rear panel or from AUX connector. For details of output connector setting, refer to 7.4.2 "Route Output Connectors" in MG3710A Vector Signal Generator Operation Manual (Mainframe).

Table 3.5-2 Marker output data and IQ output level


Marker Signal	Output Data
Marker 1	Frame Clock
Marker 2	RF Gate
Marker 3	Symbol Clock

# 3.5.1 Frame configuration


There are four types of TDMA frame configurations for PDC PACKET waveform patterns: downlink 1-slot transmission, downlink 2-slot transmission, downlink 3-slot transmission, and uplink 1-slot transmission. Each TDMA frame is composed of three slots, and data is generated cyclically based on one TDMA frame.

A PN9 pseudo random pattern in the CAC field of each slot has continuity. In downlink UPCH 2-slot transmission, for example, the end of the CAC field in Slot 0 and the start of the CAC field in Slot 1 are continuing. Also, the end of the CAC field in Slot 1 and the start of the CAC field in Slot 0 of the next frame are continuing in this case.


Downlink UPCH 1-slot transmission (DL\_Packet\_Slot\_0)



Downlink UPCH 2-slot transmission (DL\_Packet\_Slot\_01)



#### Downlink UPCH 3-slot transmission (DL\_Packet\_Slot\_all)



Uplink UPCH 1-slot transmission (UL\_Packet\_Slot\_0)

4	20 ms	
Slot 0	Slot 1	Slot 2
UPCH	Transmission Off	Transmission Off

# 3.5.2 Slot configuration

There are two types of slot configurations: downlink user packet channel and uplink user packet channel. The scramble function is always Off.

	Downlink user packet channel (DOWN OF CH)							
R 4	P 2	CAC 112		SW 20	CC 8	CAC 112	E 22	
4	2	112		20	0	112	22	
		P: Preamb				ent response $0_{\rm H}$ (4 bits) $2_{\rm H}$ (2 bits)		
		CAC:	CAC: Control signals (U SW: Sync word		CH)	PN9 pseudo random pattern (continuous between transmitted slots)		
		SW:				Slot $0 = 87A4B_{H}$ (20 K Slot $1 = 9D236_{H}$ (20 K Slot $2 = 81D75_{H}$ (20 K	oits)	
		CC:	Color co	de		$00_{ m H}$ (8 bits)		
		E:	Collision	n control bit	3	3FFFFF <sub>H</sub> (2	2 bits)	

Downlink user packet channel (DOWN UPCH)

Uplink user packet channel (UP UPCH)

R	P	CAC	SW	CC	CAC	G
4	2	112	20	8	116	18
		R: Guard t	time for burs	t transi	ent response 0 <sub>H</sub> (4 bits)	

		±
D:	Preamble	$2_{ m H}$ (2 bits)
CAC:	Control signals (UPCH)	PN9 pseudo random pattern
		(continuous between
		transmitted slots)
SW:	Sync word	$Slot 0 = 785B4_{H} (20 bits)$
CC:	Color code	$00_{ m H}$ (8 bits)
G:	Guard time	$00000_{ m H}$ (18 bits)

# 3.6 PHS Waveform Pattern

As the PHS waveform pattern, continuous waveform patterns for uplink/downlink TCH and interference signals are provided as shown in Table 3.6-1.

Waveform Pattern Name	Uplink/Downlink	Scramble	Output Slot
Package name: PHS			
PI_4_DQPSK_PN9	-	OFF	Unframed
PI_4_DQPSK_PN15	—	OFF	Unframed
PI_4_DQPSK_ALL0	_	OFF	Unframed
DL_TCH_Slot_1	Downlink	OFF	Slot 1 only
UL_TCH_Slot_1	Uplink	OFF	Slot 1 only
CW	-	—	-

Table 3.6-1 List of PHS waveform patterns

When outputting each PHS waveform pattern, marker signal (Marker 1, Marker 2, Marker 3) as outlined in the Table 3.6-2 is output from Marker1 Output connector of MG3710A rear panel or from AUX connector. For details of output connector setting, refer to 7.4.2 "Route Output Connectors" in MG3710A Vector Signal Generator Operation Manual (Mainframe).

Table 3.6-2	Marker output data and IQ output level
-------------	--

Marker Signal	Output Data		
Marker 1	Frame Clock		
Marker 2	RF Gate		
Marker 3	Symbol Clock		

Transfer and selection of an additional waveform pattern that is generated by adding two signals, such as a desired signal + an interference signal, and using two memories, can be operated easily by selecting a combination file listed in Table 3.6-3 below when the MG3710A is in the Defined mode.

Combination File Name	Comment
Package name: PHS_CMB	
PHS_BS_ACS_0_6MHz	For base station adjacent channel selectivity test
	UL_TCH_Slot_1+PI_4_DQPSK_PN15 (600 kHz offset)
PHS_BS_ACS_0_9MHz	For base station adjacent channel selectivity test
	UL_TCH_Slot_1+PI_4_DQPSK_PN15 (900 kHz offset)
PHS_BS_IMD	For base station intermodulation characteristics test
	UL_TCH_Slot_1+CW (1.2 MHz offset) *
PHS_UE_ACS_0_6MHz	For mobile station adjacent channel selectivity test
	DL_TCH_Slot_1+PI_4_DQPSK_PN15 (600 kHz offset)
PHS_UE_ACS_0_9MHz	For mobile station adjacent channel selectivity test
	DL_TCH_Slot_1+PI_4_DQPSK_PN15 (900 kHz offset)
PHS_UE_IMD	For mobile station intermodulation characteristics test
	DL_TCH_Slot_1+CW (1.2 MHz offset) *

Table 3.6-3 List of combination files for PHS reception evaluation

\*: The high-frequency signal generator 1 (modulated desired signal) and the high-frequency signal generator 3 (CW interference signal) are used in combination. When executing an intermodulation characteristics test, it must be externally added with a CW signal (high-frequency signal generator 2) with 600-kHz offset that is generated by another CW signal generator.

#### Note:

To use this combination file, Combination of Baseband Signal (option) is required.

# 3.6.1 Frame configuration

Each PHS frame is composed of four uplink slots and four downlink slots (eight slots in total), and data is generated cyclically based on one PHS frame. Only Slot 1 is transmitted, and subsequent Slots 2 through 4 are not transmitted (transmission off). A PN9 pseudo random pattern in the TCH field of each slot is independent within the slot has continuity between frames.




Figure 3.6.1-1 PHS frame configuration

In a waveform pattern other than PI\_4\_DQPSK\_PN9, PI\_4\_DQPSK\_ PN15 and PI\_4\_DQPSK\_ALL0, a communication channel is allocated to uplink or downlink Slot 1. Other slots are burst off output.



Figure 3.6.1-2 Output of waveform pattern other than PI\_4\_DQPSK\_PN9/15/ALL0

# 3.6.2 Slot configuration

There are two types of slot configurations: downlink traffic channel and uplink traffic channel. The scramble function is always Off.

		Uplink	<th>tranic</th> <th>channei</th> <th></th> <th></th> <th></th> <th></th>	tranic	channei				
R 4	S S 2	P R 6	UW 16	CI 4	SA 16	TCH 160		CR C 16	G 16
		R: SS: PR UW: CI: SA: TCH: CRC:	Start Pream Sync v Chann SACC Inform	symbol ible word nel iden H nation			$0_{\rm H}$ (4 bits) $2_{\rm H}$ (2 bits) $19_{\rm H}$ (6 bits) Uplink = E14 Downlink = 3 $0_{\rm H}$ (4 bits) $8000_{\rm H}$ (16 bit PN9 pseudo n independent pattern is con TCH of a slot CRC bits for	BD4C <sub>H</sub> (1 s) candom p in each s ntinuous ).	6 bits) pattern lot (PN in
		G:	v		•		0000 <sub>н</sub> (16 bit		СП

Uplink/downlink traffic channel

# 3.7 GSM Waveform Pattern

As the GSM waveform pattern, waveform patterns for uplink/downlink are provided as shown in Table 3.7-1.

Waveform Pattern	Uplink/Downlink	Data	Output Slot
Name			
Package name: GSM			
GMSK_PN9	Uplink/Downlink	PN9 *1	-
8PSK_PN9	Uplink/Downlink		-
GMSK_TN0	Uplink/Downlink	PN9 *2	TN0
8PSK_TN0	Uplink/Downlink		TN0
NB_GMSK	Uplink/Downlink	PN9 *3	TN0
NB_ALL_GMSK	Uplink/Downlink		All slots
NB_8PSK	Uplink/Downlink		TN0
NB_ALL_8PSK	Uplink/Downlink		All slots
TCH_FS	Uplink/Downlink	PN9 *4	TN0
CS-1_1SLOT	Uplink/Downlink		TN0
CS-4_1SLOT	Uplink/Downlink		TN0
DL_MCS-1_1SLOT	Downlink		TN0
UL_MCS-1_1SLOT	Uplink		TN0
DL_MCS-5_1SLOT	Downlink		TN0
UL_MCS-5_1SLOT	Uplink		TN0
DL_MCS-9_1SLOT	Downlink		TN0
UL_MCS-9_1SLOT	Uplink	]	TN0
DL_MCS-9_4SLOT*5	Downlink		TN0, 1, 2, 3
UL_MCS-9_4SLOT*5	Uplink		TN0, 1, 2, 3

Table 3.7-1 List of GSM waveform patterns

\*1: PN9 data is inserted to all the non-slot format fields.

- \*2: PN9 data is inserted to all the fields in a slot except the guard.
- \*3: PN9 data is inserted to the encrypted bit fields of normal burst.
- \*4: A bit sequence generated by channel-coding the PN9 data is inserted to the encrypted bit fields of normal burst.
- \*5: To use this waveform pattern, ARB Memory Upgrade 256 Msample (option) or ARB Memory Upgrade 1024 Msample (option), is required.

When outputting each GSM waveform pattern, marker signal (Marker 1, Marker 2) as outlined in the Table 3.7-2 is output from Marker1 Output connector of MG3710A rear panel or from AUX connector. For details of output connector setting, refer to 7.4.2 "Route Output Connectors" in MG3710A Vector Signal Generator Operation Manual (Mainframe).

# Chapter 3 Details of Standard Waveform Pattern

Marker Signal	Output Data
Marker 1	Frame Clock
Marker 2	RF Gate
Marker 3	Multi-Frame Clock

Table 3.7-2 Marker output data and IQ output level

# 3.7.1 Details of each pattern

## ♦ GMSK\_PN9, PSK\_PN9

PN9 data which doesn't have slot format is inserted.

## ♦ GMSK\_TN0, 8PSK\_TN0

PN9 data is inserted to all the fields in a slot except the guard field. The PN9 data in each slot has continuity.

## ♦ NB\_GMSK, NB\_ALL\_GMSK, NB\_8PSK, NB\_ALL\_8PSK

PN9 data is inserted to the encrypted bit fields of normal burst. The PN9 data in each slot has continuity.

#### ♦ TCH\_FS

Supports Speech channel at full rate (TCH/FS) prescribed in 3GPP TS05.03 Section 3.1.

The table below shows channel coding parameters:

Type of Channel	Bits/Block Data + Parity + Tail1		Coded Bits per Block	Interleaving Depth
TCH/FS			456	8
class I	182 + 3 + 4	1/2	378	
class II	78 + 0 + 0	—	78	

## ♦ CS-1(4)\_1SLOT

Supports Packet data block type 1 (CS-4), 4 (CS-1) of GPRS PDTCH prescribed in 3GPP TS05.03 Section 5.1.

The table below shows channel coding parameters:

Scheme	Code Rate	USF	Pre-coded USF	Radio Block excl. USF and BCS	BCS	Tail	Coded Bits	Punctured Bits
CS-1	1/2	3	3	181	40	4	456	0
CS-4	1	3	12	428	16	_	456	_

## Chapter 3 Details of Standard Waveform Pattern

◆ DL(UL)\_MCS-1(5, 9)\_1SLOT(\_4SLOT)

Supports Packet data block type 5 (MCS-1), 9 (MCS-5), and 13 (MCS-9) of EGPRS PDTCH prescribed in 3GPP TS05.03 Section 5.1. The table below shows channel coding parameters:

Scheme	Code Rate	Header Code Rate (Note)	Modulation	RLC Blocks per Radio Block (20 ms)	Raw Data within One Radio Block	Family	BCS	Tail Payload	HCS	Data Rate kb/s
MCS- 9	1.0	0.36	-D.G.H	2	2x592	А	2x12	2x6		59.2
MCS-5	0.37	1/3	8PSK	1	448	В	10	C	8	22.4
MCS- 1	0.53	0.53	GMSK	1	176	С	12	6		8.8

Note:

The Header data is all "0."

# 3.7.2 Frame configuration

Each frame is composed of eight slots. TCH/FS consist of 26 multiframes, and other channels consist of 52 multiframes.

# 3.7.3 Slot configuration

• GMSK\_TN0 and 8PSK\_TN0 consist of the data field and guard field only as shown in the figures below:

		PN 148		G 8.25
				Unit: bit
PN:	Data		PN9 pseudo random pattern ( between transmitted slots)	continuous
G:	Guard bit		$\mathbf{FF}_{\mathrm{H}}$	
		PN 444		G 24.75
				Unit: bit
PN:	Data		PN9 pseudo random pattern ( between transmitted slots)	continuous
G:	Guard bit		$\mathbf{FF}_{\mathbf{H}}$	

 The slot configuration for those other than GMSK\_PN9, 8PSK\_PN9, GMSK\_TN0, and 8PSK\_TN0 is normal burst as shown in the figure below:

Normal burst (GMSK)

Т 3	E 57	S 1	TSC 26	S 1	E 57	Т 3	G 8.2 5
						I	Unit: bit

T:	Tail bit	$0_{\rm H}$ (4 bits)
E:	Encrypted bit	Channel-coded (see Note) PN9 pseudo random pattern (continuous between transmitted slots)
S:	Stealing bit	Steal flag
TSC:	Training sequence bit	$097\ 0897_{\mathrm{H}}$
T:	Tail bit	$0_{\rm H}$ (4 bits)
G:	Guard bit	$FF_{H}$

## Chapter 3 Details of Standard Waveform Pattern

	No	ormal burst (8PSK)				
T1 9	E TSC 174 78			E 174	T 2 9	G 24. 75
				•		Unit: bit
	T1:	T1: Tail bit		$1 \mathrm{FF}_{\mathrm{H}}$ (9 bits)		
	E:	Encrypted bit		unnel-coded (see Note) PNS dom pattern (continuous b nsmitted slots)	-	
	TSC:	Training sequence bit	3F3	F 9E29 FFF3 FF3F 9E49 <sub>F</sub>	ł	
	T2:	T2: Tail bit		$T_{\rm H} ~(9~{ m bits})$		
	G:	Guard bit	$FF_{H}$	ſ		

Note:

When the waveform pattern is NB, PN9 data that has not been channel-coded is inserted directly.

# 3.8 CDMA2000 1X Waveform Pattern

As the CDMA2000 1X waveform pattern, waveform patterns shown in Table 3.8-1 are provided.

Waveform Pattern Name	Supported System	Frame Coding	Output Slot
Package name: CDMA20	00		·
RVS_RC1_FCH	cdma2000 1xRTT RC1 Reverse	Applicable	FCH 9.6 kbps
RVS_RC2_FCH	cdma2000 1xRTT RC2 Reverse	Applicable	FCH 14.4 kbps
RVS_RC3_FCH	cdma2000 1xRTT RC3 Reverse	Applicable	PICH FCH 9.6 kbps
RVS_RC3_FCH_SCH	cdma2000 1xRTT RC3 Reverse	Applicable	PICH FCH 9.6 kbps SCH 9.6 kbps
RVS_RC3_DCCH	cdma2000 1xRTT RC3 Reverse	Applicable	PICH DCCH 9.6 kbps
RVS_RC4_FCH	cdma2000 1xRTT RC4 Reverse	Applicable	PICH FCH 14.4 kbps
FWD_RC1-2_9channel	cdma2000 1xRTT RC1, RC2 Forward	Spreading only	PICH, SyncCH, PagingCH, FCH 19.2 ksps x 6
FWD_RC3-5_9channel	cdma2000 1xRTT RC3, RC4, RC5 Forward	Spreading only	PICH, SyncCH, PagingCH, FCH 38.4 ksps x 6

Table 3.8-1 List of CDMA2000 1X waveform patterns

When outputting each CDMA2000 1X waveform pattern, marker signal (Marker 1, Marker 2, Marker 3) as outlined in the Table 3.8-2 is output from Marker1 Output connector of MG3710A rear panel or from AUX connector. For details of output connector setting, refer to 7.4.2 "Route Output Connectors" in MG3710A Vector Signal Generator Operation Manual (Mainframe).

Table 3.8-2 Marker output data and IQ output level

Marker Signal	Output Data
Marker 1	Frame Clock
Marker 2	RF Gate
Marker 3	Symbol Clock
AWGN addition (Note)	Enable

# 3.8.1 1xRTT Reverse RC1 (RVS\_RC1\_FCH)

When this waveform pattern is selected, a frame-coded R-FCH signal accommodating 1xRTT Reverse RC1 is output. The frame coding and IQ modulation conform to 3GPP2 C.S0002-C-1. Table 3.8.1-1 shows the output signal parameter.

	Data Rate	Data	
R-FCH	9.6 kbps	PN9fix*	

Table 3.8.1-1 R-FCH (Reverse Fundamental Channel)


The frame coding illustrated in the functional diagram of Figure 3.8.1-2 is executed for the signals that are output by selecting this waveform pattern. The frame coding is continuously executed for four frames (it takes about 20 ms to output one frame), and a 4-frame length signal pattern obtained by executing the frame coding is output repeatedly. Since the total length of three cycles of I Channel PN Sequence and Q Channel PN Sequence, which are used for the short-code spreading, is 80 ms and equals to the length of four frames, the short code holds the continuity during signal output. Therefore, the signals output by selecting this waveform pattern are usable for modulation accuracy measurement and FER (Frame Error Rate) measurement with CRC. The long-code spreading is not processed.

Figure 3.8.1-1 shows the assignment of bit sequences before executing convolutional coding.

PN9fix* (172 bits)	Frame Quality Indicator (12 bits)	Encoder Tail Bits ("00000000")
--------------------	--	--------------------------------------

## Figure 3.8.1-1 Frame configuration of waveform pattern RVS\_RC1\_FCH

## 3.8 CDMA2000 1X Waveform Pattern



#### Figure 3.8.1-2 Signal generation block diagram of waveform pattern RVS\_RC1\_FCH

\*: 4-frame length data, which is generated by initializing the PN9 generator for each 4 frames, is output repeatedly as shown in Figure 3.8.1-3 below. This is why the continuity of PN9fix is held within the four frames, but the continuity with other four frames is lost.




Figure 3.8.1-3 PN9fix data and short code

# 3.8.2 1xRTT Reverse RC2 (RVS\_RC2\_FCH)

When this waveform pattern is selected, a frame-coded R-FCH signal accommodating 1xRTT Reverse RC2 is output. The frame coding and IQ modulation conform to 3GPP2 C.S0002-C-1. Table 3.8.2-1 shows the output signal parameter.

	Data Rate	Data	
R-FCH	14.4 kbps	PN9fix*	

Table 3.8.2-1 R-FCH (Reverse Fundamental Channel)


The frame coding illustrated in the functional diagram of Figure 3.8.2-2 is executed for the signals that are output by selecting this waveform pattern. The frame coding is continuously executed for four frames (it takes about 20 ms to output one frame), and a 4-frame length signal pattern obtained by executing the frame coding is output repeatedly. Since the total length of three cycles of I Channel PN Sequence and Q Channel PN Sequence, which are used for the short-code spreading, is 80 ms and equals to the length of four frames, the short code holds the continuity during signal output. Therefore, the signals output by selecting this waveform pattern are usable for modulation accuracy measurement and FER (Frame Error Rate) measurement with CRC. The long-code spreading is not processed.

Figure 3.8.2-1 shows the assignment of bit sequences before executing convolutional coding.

Erasure Indicator Bit ("0")	Frame Encoder Tail Quality Indicator (12 bits)
--------------------------------------	--

#### Figure 3.8.2-1 Frame configuration of waveform pattern RVS\_RC2\_FCH

## 3.8 CDMA2000 1X Waveform Pattern



#### Figure 3.8.2-2 Signal generation block diagram of waveform pattern RVS\_RC2\_FCH

\*: 4-frame length data is output repeatedly because the PN9 generator is initialized for each 4 frames. This is why the continuity of PN9fix is held within the four frames, but the continuity with other four frames is lost.

See Figure 3.8.1-3 "PN9fix data and short code" in Section 3.8.1 for details.

# 3.8.3 1xRTT Reverse RC3 (1) (RVS\_RC3\_FCH)

When this waveform pattern is selected, a frame-coded multiplexed signal accommodating 1xRTT Reverse RC3 is output. The frame coding and IQ modulation conform to 3GPP2 C.S0002-C-1. The multiplexed channels are R-PICH and R-FCH. Table 3.8.3-1 shows the output signal parameters.

	Walsh Code	Code Power	Data Rate	Data
R-PICH	0	$-5.278~\mathrm{dB}$	N/A	All "0"
R-FCH	4	$-1.528~\mathrm{dB}$	9.6 kbps	PN9fix*


Table 3.8.3-1R-PICH (Reverse Pilot Channel),R-FCH (Reverse Fundamental Channel)

The frame coding illustrated in the functional diagrams of Figs. 3.8.3-2 and 3.8.3-3 is executed for the signals that are output by selecting this waveform pattern. The frame coding is continuously executed for four frames (it takes about 20 ms to output one frame), and a 4-frame length signal pattern obtained by executing the frame coding is output repeatedly. Since the total length of three cycles of I Channel PN Sequence and Q Channel PN Sequence, which are used for the short-code spreading, is 80 ms and equals to the length of four frames, the short code holds the continuity during signal output. Therefore, the signals output by selecting this waveform pattern are usable for modulation accuracy measurement and FER (Frame Error Rate) measurement with CRC. The long-code spreading is not processed.

Figure 3.8.3-1 shows the assignment of bit sequences before executing convolutional coding.

PN9fix* (172 bits)	Frame Quality Indicator (12 bits)	Encoder Tail Bits ("00000000")
--------------------	--	--------------------------------------

#### Figure 3.8.3-1 Traffic channel frame configuration of waveform pattern RVS\_RC3\_FCH



# Figure 3.8.3-2 Signal generation block diagram of waveform pattern RVS\_RC3\_FCH (1/2)




Figure 3.8.3-3 Signal generation block diagram of waveform pattern RVS\_RC3\_FCH (2/2)

#### Note:

Binary numbers "0" and "1" are replaced by 1 and -1, respectively.

\*: 4-frame length data is output repeatedly because the PN9 generator is initialized for each 4 frames. This is why the continuity of PN9fix is held within the four frames, but the continuity with other four frames is lost.

See Figure 3.8.1-3 "PN9fix data and short code" in Section 3.8.1 for details.

# 3.8.4 1xRTT Reverse RC3 (2) (RVS\_RC3\_FCH\_SCH)

When this waveform pattern is selected, a frame-coded multiplexed signal accommodating 1xRTT Reverse RC3 is output. The frame coding and IQ modulation conform to 3GPP2 C.S0002-C-1. The multiplexed channels are R-PICH, R-FCH, and R-SCH. Table 3.8.4-1 shows the output signal parameters.

R-SCH (Reverse Supplemental Channel)								
	Walsh Code	Code Power	Data Rate	Data				
R-PICH	0	-7.5912 dB	N/A	All "0"				
R-FCH	4	–3.8412 dB	9.6 kbps	PN9fix*				
R-SCH	2	-3.8412 dB	9.6 kbps	PN9fix*				

# Table 3.8.4-1R-PICH (Reverse Pilot Channel),R-FCH (Reverse Fundamental Channel),R-SCH (Reverse Supplemental Channel)

The frame coding illustrated in the functional diagrams of Figs. 3.6.4-2 and 3.6.4-3 is executed for the signals that are output by selecting this waveform pattern. The frame coding is continuously executed for four frames (it takes about 20 ms to output one frame), and a 4-frame length signal pattern obtained by executing the frame coding is output repeatedly. Since the total length of three cycles of I Channel PN Sequence and Q Channel PN Sequence, which are used for the short-code spreading, is 80 ms and equals to the length of four frames, the short code holds the continuity during signal output. Therefore, the signals output by selecting this waveform pattern are usable for modulation accuracy measurement and FER (Frame Error Rate) measurement with CRC. The long-code spreading is not processed.

Figure 3.8.4-1 shows the assignment of bit sequences before executing convolutional coding.

	Frame	Encoder Tail	
PN9fix* (172 bits)	Quality	Bits	
	Indicator	("00000000")	
	(12 bits)	· ,	

Figure 3.8.4-1 Traffic channel frame configuration of waveform pattern RVS\_RC3\_FCH\_SCH




Figure 3.8.4-2 Signal generation block diagram of waveform pattern RVS\_RC3\_FCH\_SCH (1/2)




Figure 3.8.4-3 Signal generation block diagram of waveform pattern RVS\_RC3\_FCH\_SCH (2/2)

#### Note:

Binary numbers "0" and "1" are replaced by 1 and -1, respectively.

\*: 4-frame length data is output repeatedly because the PN9 generator is initialized for each 4 frames. This is why the continuity of PN9fix is held within the four frames, but the continuity with other four frames is lost.

See Figure 3.8.1-3 "PN9fix data and short code" in Section 3.8.1 for details.

## 3.8.5 1xRTT Reverse RC3 (3) (RVS\_RC3\_DCCH)

When this waveform pattern is selected, a frame-coded multiplexed signal accommodating 1xRTT Reverse RC3 is output. The frame coding and IQ modulation conform to 3GPP2 C.S0002-C-1. The multiplexed channels are R-PICH and R-DCCH. Table 3.8.5-1 shows the output signal parameters.

	Walsh Code	Code Power	Data Rate	Data
R-PICH	0	$-5.278~\mathrm{dB}$	N/A	All "0"
R-DCC H	8	–1.528 dB	9.6 kbps	PN9fix*


Table 3.8.5-1R-PICH (Reverse Pilot Channel),R-DCCH (Reverse Dedicated Control Channel)


The frame coding illustrated in the functional diagrams of Figs. 3.8.5<sup>-2</sup> and 3.8.5<sup>-3</sup> is executed for the signals that are output by selecting this waveform pattern. The frame coding is continuously executed for four frames (it takes about 20 ms to output one frame), and a 4-frame length signal pattern obtained by executing the frame coding is output repeatedly. Since the total length of three cycles of I Channel PN Sequence and Q Channel PN Sequence, which are used for the short-code spreading, is 80 ms and equals to the length of four frames, the short code holds the continuity during signal output. Therefore, the signals output by selecting this waveform pattern are usable for modulation accuracy measurement and FER (Frame Error Rate) measurement with CRC. The long-code spreading is not processed.

Figure 3.8.5-1 shows the assignment of bit sequences before executing convolutional coding.

PN9fix* (172 bits)	Frame Quality Indicator (12 bits)	Encoder Tail Bits ("00000000")
--------------------	--	--------------------------------------

Figure 3.8.5-1 Traffic channel frame configuration of waveform pattern RVS\_RC3\_DCCH








Figure 3.8.5-3 Signal generation block diagram of waveform pattern RVS\_RC3\_DCCH (2/2)

#### Note:

Binary numbers "0" and "1" are replaced by 1 and –1, respectively.

\*: 4-frame length data is output repeatedly because the PN9 generator is initialized for each 4 frames. This is why the continuity of PN9fix is held within the four frames, but the continuity with other four frames is lost.

See Figure 3.8.1-3 "PN9fix data and short code" in Section 3.8.1 for details.

## 3.8.6 1xRTT Reverse RC4 (RVS\_RC4\_FCH)

When this waveform pattern is selected, a frame-coded multiplexed signal accommodating 1xRTT Reverse RC4 is output. The frame coding and IQ modulation conform to 3GPP2 C.S0002-C-1. The multiplexed channels are R-PICH and R-FCH. Table 3.8.6-1 shows the output signal parameters.

	Walsh Code	Code Power	Data Rate	Data
R-PICH	0	$-5.278~\mathrm{dB}$	N/A	All "0"
R-FCH	4	$-1.528~\mathrm{dB}$	$14.4 \ \mathrm{kbps}$	PN9fix*

Table 3.8.6-1R-PICH (Reverse Pilot Channel),R-FCH (Reverse Fundamental Channel)


The frame coding illustrated in the functional diagrams of Figs. 3.8.6-2 and 3.8.6-3 is executed for the signals that are output by selecting this waveform pattern. The frame coding is continuously executed for four frames (it takes about 20 ms to output one frame), and a 4-frame length signal pattern obtained by executing the frame coding is output repeatedly. Since the total length of three cycles of I Channel PN Sequence and Q Channel PN Sequence, which are used for the short-code spreading, is 80 ms and equals to the length of four frames, the short code holds the continuity during signal output. Therefore, the signals output by selecting this waveform pattern are usable for modulation accuracy measurement and FER (Frame Error Rate) measurement with CRC. The long-code spreading is not processed.

Figure 3.8.6-1 shows the assignment of bit sequences before executing convolutional coding.

Reserved Bit ("0")	PN9fix* (267 bits)	Frame Quality Indicator (12 bits)	Encoder Tail Bits ("0000000")
--------------------------	--------------------	--	-------------------------------------


Figure 3.8.6-1 Traffic channel frame configuration of waveform pattern RVS\_RC4\_FCH

#### 3.8 CDMA2000 1X Waveform Pattern



267 bits/20 ms

Figure 3.8.6-2 Signal generation block diagram of waveform pattern RVS\_RC4\_FCH (1/2)





#### Note:

Binary numbers "0" and "1" are replaced by 1 and -1, respectively.

\*: 4-frame length data is output repeatedly because the PN9 generator is initialized for each 4 frames. This is why the continuity of PN9fix is held within the four frames, but the continuity with other four frames is lost.

See Figure 3.8.1-3 "PN9fix data and short code" in Section 3.8.1 for details.

### 3.8.7 1xRTT Forward RC1, 2 (FWD\_RC1-2 9channel)

When this waveform pattern is selected, a multiplexed signal accommodating 1xRTT Forward RC1, RC2 that conform to 3GPP2 C.S0002-C-1 is output. The multiplexed channels are F-PICH, F-SyncCH, PagingCH, and F-FCH x 6 (data sequence generated by spreading six symbol data sequences according to spreading code of Walsh Code 8, 9, ..., 13). Table 3.8.7-1 shows the multiplexed channel parameters.

	Walsh Code	Code Power	Symbol Rate	Symbol Data
F-PICH	0	-7.0 dB	N/A	All "0"
F-SyncC H	32	-13.3 dB 4.8 ksps		PN9fix*
PagingC H	1	–7.3 dB	19.2 ksps	PN9fix*
F-FCH x 6	<b>x</b> 8 to 13 -10.3 dB		19.2 ksps	PN9fix*

Table 3.8.7-1 F-PICH (Forward Pilot Channel), F-SyncCH (Forward Sync Channel), PagingCH (Paging Channel), F-FCH (Forward Fundamental Channel)

The processing illustrated in the functional diagram of Figure 3.8.7-1 is executed for the signals that are output by selecting this waveform pattern. The convolutional coding and interleaving are not processed. This functional diagram should be applied to each channel, and the symbol data of the channels are separately processed as indicated in this functional diagram and then added each other. The frame coding is continuously executed for four frames (it takes about 20 ms to output one frame), and a 4-frame length signal pattern obtained by executing the frame coding is output repeatedly. Since the total length of three cycles of I Channel PN Sequence and Q Channel PN Sequence, which are used for the short-code spreading, is 80 ms and equals to the length of four frames, the short code holds the continuity during signal output. Therefore, the signals output by selecting this waveform pattern are usable for modulation accuracy measurement and FER (Frame Error Rate) measurement with CRC. The long-code scrambling and PCB Mux are not processed.




Figure 3.8.7-1 Signal generation block diagram of waveform pattern FWD\_RC1-2 9channel

#### Note:

Binary numbers "0" and "1" are replaced by 1 and -1, respectively.

\*: 4-frame length data is output repeatedly because the PN9 generator is initialized for each 4 frames. This is why the continuity of PN9fix is held within the four frames, but the continuity with other four frames is lost.

See Figure 3.8.1-3 "PN9fix data and short code" in Section 3.8.1 for details.

### 3.8.8 1xRTT Forward RC3, 4, 5 (FWD\_RC3-5 9channel)

When this waveform pattern is selected, a multiplexed signal accommodating 1xRTT Forward RC3, RC4, RC5 that conform to 3GPP2 C.S0002-C-1 is output. The multiplexed channels are F-PICH, F-SyncCH, PagingCH, and F-FCH x 6 (data sequence generated by spreading six symbol data sequences according to spreading code of Walsh Code8, 9, ..., 13). Table 3.8.8-1 shows the multiplexed channel parameters.

	Walsh Code	Code Power	Symbol Rate	Symbol Data
F-PICH	0	-7.0 dB	N/A	All "0"
F-SyncC H	32	–13.3 dB	4.8 ksps	PN9fix*
PagingC H	1	–7.3 dB	19.2 ksps	PN9fix*
F-FCH x 6	8 to 13	–10.3 dB 38.4 ksps		PN9fix*

Table 3.8.8-1 F-PICH (Forward Pilot Channel), F-SyncCH (Forward Sync Channel), PagingCH (Paging Channel), F-FCH (Forward Fundamental Channel)

The processing illustrated in the functional diagrams of Figs. 3.8.8-1 and 3.8.8-2 is executed for the signals that are output by selecting this waveform pattern. The convolutional coding and interleaving are not processed. This functional diagram should be applied to each channel, and the symbol data of the channels are separately processed as indicated in this functional diagram and then added each other. The frame coding is continuously executed for four frames (it takes about 20 ms to output one frame), and a 4-frame length signal pattern obtained by executing the frame coding is output repeatedly. Since the total length of three cycles of I Channel PN Sequence and Q Channel PN Sequence, which are used for the short-code spreading, is 80 ms and equals to the length of four frames, the short code holds the continuity during signal output. Therefore, the signals output by selecting this waveform pattern are usable for modulation accuracy measurement and FER (Frame Error Rate) measurement with CRC. The long-code scrambling and PCB Mux are not processed.




Figure 3.8.8-1 Signal generation block diagram of waveform pattern FWD\_RC3-5 9channel (1/2)




Figure 3.8.8-2 Signal generation block diagram of waveform pattern FWD\_RC3-5 9channel (2/2)

#### Note:

Binary numbers "0" and "1" are replaced by 1 and -1, respectively.

\*: 4-frame length data is output repeatedly because the PN9 generator is initialized for each 4 frames. This is why the continuity of PN9fix is held within the four frames, but the continuity with other four frames is lost. See Figure 3.8.1-3 "PN9fix data and short code" in Section 3.8.1 for details.

## 3.9 CDMA2000 1xEV-DO Waveform Pattern

As the CDMA2000 1xEV-DO waveform pattern, the following waveform patterns are provided.

#### FWD\_38\_4\_16slot/.../FWD\_2457\_6\_1slot

When these waveform patterns are selected, CDMA2000 1xEV-DO forward modulated signal for which channel coding, TDM, and IQ mapping are executed according to 3GPP2 C.S0024 is output.

#### FWD\_ldle

When this waveform pattern is selected, CDMA2000 1xEV-DO forward idle slot modulated signal for which TDM and IQ mapping are executed according to 3GPP2 C.S0024 is output.

#### RVS\_9\_6\_kbps\_RX/.../RVS\_153\_6\_kbps\_RX

When these waveform patterns are selected, CDMA2000 1xEV-DO reverse modulated signal for which channel coding and IQ mapping are executed according to 3GPP2 C.S0024 is output.

Table 3.9-1 lists the CDMA2000 1xEV-DO waveform patterns.

## 3.9 CDMA2000 1xEV-DO Waveform Pattern

1xEV-DO Waveform Pattern	Supported System	Baseband Filter	Data
Package name: CDMA200	00_1xEV-DO		
FWD_38_4kbps_16slot	CDMA2000 1xEV-DO Forward	IS-95SPEC+EQ	PN15fix*
FWD_76_8kbps_8slot	CDMA2000 1xEV-DO Forward	IS-95SPEC+EQ	PN15fix*
FWD_153_6kbps_4slot	CDMA2000 1xEV-DO Forward	IS-95SPEC+EQ	PN15fix*
FWD_307_2kbps_2slot	CDMA2000 1xEV-DO Forward	IS-95SPEC+EQ	PN15fix*
FWD_614_4kbps_1slot	CDMA2000 1xEV-DO Forward	IS-95SPEC+EQ	PN15fix*
FWD_307_2kbps_4slot	CDMA2000 1xEV-DO Forward	IS-95SPEC+EQ	PN15fix*
FWD_614_4kbps_2slot	CDMA2000 1xEV-DO Forward	IS-95SPEC+EQ	PN15fix*
FWD_1228_8kbps_1slo t	CDMA2000 1xEV-DO Forward	IS-95SPEC+EQ	PN15fix*
FWD_921_6kbps_2slot	CDMA2000 1xEV-DO Forward	IS-95SPEC+EQ	PN15fix*
FWD_1843_2kbps_1slo t	CDMA2000 1xEV-DO Forward	IS-95SPEC+EQ	PN15fix*

## Table 3.9-1 List of CDMA2000 1xEV-DO waveform patterns (1/2)

1xEV-DO Waveform Pattern	Supported System	Baseband Filter	Data
FWD_1228_8kbps_2slo t	CDMA2000 1xEV-DO	IS-95SPEC+EQ	PN15fix*
FWD_2457_6kbps_1slo t	Forward CDMA2000 1xEV-DO Forward	IS-95SPEC+EQ	PN15fix*
FWD_Idle	CDMA2000 1xEV-DO Forward	IS-95SPEC+EQ	_
RVS_9_6kbps_RX	CDMA2000 1xEV-DO Reverse	IS-95SPEC	PN9fix*
RVS_19_2kbps_RX	CDMA2000 1xEV-DO Reverse	IS-95SPEC	PN9fix*
RVS_38_4kbps_RX	CDMA2000 1xEV-DO Reverse	IS-95SPEC	PN9fix*
RVS_76_8kbps_RX	CDMA2000 1xEV-DO Reverse	IS-95SPEC	PN9fix*
RVS_153_6kbps_RX	CDMA2000 1xEV-DO Reverse	IS-95SPEC	PN9fix*
RVS_9_6kbps_TX	CDMA2000 1xEV-DO Reverse	IS-95SPEC	PN9fix*
RVS_19_2kbps_TX	CDMA2000 1xEV-DO Reverse	IS-95SPEC	PN9fix*
RVS_38_4kbps_TX	CDMA2000 1xEV-DO Reverse	IS-95SPEC	PN9fix*
RVS_76_8kbps_TX	CDMA2000 1xEV-DO Reverse	IS-95SPEC	PN9fix*
RVS_153_6kbps_TX	CDMA2000 1xEV-DO Reverse	IS-95SPEC	PN9fix*

 Table 3.9-1
 List of CDMA2000 1xEV-DO waveform patterns (2/2)

 $\ast :$  Indicates the PN sequence that was extracted for each packet.

Therefore, the PN sequence is not continuous between the last data of a packet and the first data of the next packet.

When outputting each CDMA2000 1xEV-DO waveform pattern, marker signal (Marker 1, Marker 2, Marker 3) as outlined in the Table 3.9-2 is output from Marker1 Output connector of MG3710A rear panel or from AUX connector. For details of output connector setting, refer to 7.4.2 "Route Output Connectors" in MG3710A Vector Signal Generator Operation Manual (Mainframe).

Marker Signal	Output Data
Marker 1	Frame Clock
Marker 2	RF Gate
Marker 3	Symbol Clock
AWGN addition (Note)	Enable

 Table 3.9-2
 Marker output data and IQ output level

## 3.9.1 1xEV-DO forward (excluding FWD\_Idle)

When a waveform pattern from FWD\_38\_4kbps\_16slot to FWD\_245\_7kbps\_6\_1slot is selected, a CDMA2000 1xEV-DO forward modulated signal for which channel coding and IQ mapping are executed according to 3GPP2 C.S0024 is output. In this output signal, the pilot channel, forward MAC channel, and forward traffic channel are multiplexed. For the forward traffic channel, PN15fix\* is used as the data before adding FCS (Frame Check Sequence).

Fig 3.9.1-1 shows the format of PN15fix bit sequence with FCS and TAIL bit sequences added. Hereafter, the PN15fix bit sequence with FCS and TAIL bit sequences added is referred to as "packet".




Figure 3.9.1-1 Format of 1xEV-DO forward packet

The channel coding including turbo coding, scrambling, channel interleaving, and modulation (QPSK, 8-PSK, 16QAM) is processed for a packet as shown in Figure 3.9.1-2 Then the packet is multiplexed with other channels by time division (time division multiplexing: TDM) For the MAC index that is used in scrambling, the MAC index value used by the preamble in the same slot is used.

\*: Indicates the PN sequence that was extracted for each packet. Therefore, the PN sequence is not continuous between the last data of a packet and the first data of the next packet.




Figure 3.9.1-2 Signal generation block diagram of 1xEV-DO forward waveform pattern


The channel-coded packet is allocated to the data field in the slot along with the preamble that has the same MAC index by time division multiplexing.

Figure 3.9.1-3 shows the slot format, and Fig 3.9.1-4 shows the timing of time division multiplexing of preamble, channel-coded packet, MAC channel, and pilot channel.

Data	MAC	Pilot	MAC	Data	MAC	Pilot	MAC	Data
400 chips	64 chips	96 chips	64 chips	800 chips	64 chips	96 chips	64 chips	400 chips
•				1 slot = 1.67 ms				

Figure 3.9.1-3 Slot format of 1xEV-DO forward waveform pattern (excluding idle slot)

#### Chapter 3 Details of Standard Waveform Pattern



Data Rates of 153.6, 307.2, 614.4, 921.6, 1228.8, 1843.2 and 2457.6 kbps

Figure 3.9.1-4 TDM timing diagram

Four PN15fix that have a different initial value of the PN15 code generator are generated as the data to be transferred on the forward traffic channel, and a packet is generated from each PN15fix (four packets in total). Then the channel coding is executed for these packets. At this time, different values are applied to each MAC index that is used by the scrambler, according to each packet. The same MAC index value is applied to the packet and preamble if they are allocated to the same slot. See Figure 3.9.1-5 for MAC index values. A channel-coded packet is allocated to every 4 slots, and another channel-coded packet is allocated to one of the remaining three slots.

Figure 3.9.1-5 shows an example of allocation of forward traffic channels every 4 slots. Table 3.9.1-1 lists the parameters for forward traffic channels.

#### 3.9 CDMA2000 1xEV-DO Waveform Pattern

1xEV-DO Modulated Signal	Data Rate (kbps)	Slot	Packet (Bit)	Preamble (Chip)	Modulatio n Type
FWD_38_4kbps_16slot	38.4	16	1024	1024	QPSK
FWD_76_8kbps_8slot	76.8	8	1024	512	QPSK
FWD_153_6kbps_4slot	153.6	4	1024	256	QPSK
FWD_307_2kbps_2slot	307.2	2	1024	128	QPSK
FWD_614_4kbps_1slot	614.4	1	1024	64	QPSK
FWD_307_2kbps_4slot	307.2	4	2048	128	QPSK
FWD_614_4kbps_2slot	614.4	2	2048	64	QPSK
FWD_1228_8kbps_1sl ot	1228.8	1	2048	64	QPSK
FWD_921_6kbps_2slot	921.6	2	3072	64	8-PSK
FWD_1843_2kbps_1sl ot	1843.2	1	3072	64	8-PSK
FWD_1228_8kbps_2sl ot	1228.8	2	4096	64	16QAM
FWD_2457_6kbps_1sl ot	2457.6	1	4096	64	16QAM


Table 3.9.1-1 List of traffic channel parameters

Table 3.9.1-2 lists the parameter for the MAC channel:

Table 3.9.1-2 List of MAC channel parameter

MAC Index	RABit	RPCBit
4 (RA Channel), 5-17 (RPC Channel)	Random	Random

The RPCBit to be transferred on the RPC channel and the RABit to be transferred on the RA channel of the MAC channel are set at random. There are 13 RPC channels and one RA channel. These MAC channels are spread by the Walsh cover, which is determined depending on the MAC index, and then multiplexed. The MAC channels are allocated to the MAC field in a slot as shown in Figure 3.9.1-3. Figure 3.9.1-5 shows the relationship between the slot and the data transmitted by the MAC channel and traffic channel.



Chapter 3 Details of Standard Waveform Pattern

Figure 3.9.1-5 Multiplexing channels

## 3.9.2 1xEV-DO reverse

When a 1xEV-DO modulated signal from RVS\_9\_6kbps\_RX to RVS\_153\_6kbps\_TX is selected, a CDMA2000 1xEV-DO reverse modulated signal for which channel coding and IQ mapping are executed according to 3GPP2 C.S0024 is output. In this output signal, the pilot channel, RRI channel, DRC channel, ACK channel, and data channel are multiplexed. For the data channel, PN9fix\* is used as the data before adding FCS (Frame Check Sequence).

Fig 3.9.2-1 shows the format of PN9fix bit sequence with FCS and TAIL bit sequences added.





Figure 3.9.2-1 Format of 1xEV-DO reverse packet

The PN9fix bit sequence with FCS and TAIL bit sequences added is channel coded, and then multiplexed with the pilot channel, RRI channel, DRC channel, and ACK channel. Figure 3.9.2-2 shows the block diagram of 1xEV-DO reverse, and Tables 3.9.2-1 and 3.9.2-2 list modulation parameters and channel gains, respectively.

\*: The data length is not an integer multiple of the PN sequence length (511 bits), and the PN sequence is not continuous at the end of the data.



### Chapter 3 Details of Standard Waveform Pattern

Figure 3.9.2-2 Signal generation block diagram of 1xEV-DO reverse waveform pattern

1xEV-DO Modulated Signal	Data Rate (kbps)	RRI Symb ol	DRC Value	DRC Cover	ACK Channel Bit	Long Code Mask
RVS_9_6kbps_RX	9.6	001	0x01	$W_{0^8}$	0	
RVS_19_2kbps_RX	19.2	010	0x01	$W_{0^8}$	0	
RVS_38_4kbps_RX	38.4	011	0x01	$W_{0^8}$	0	
RVS_76_8kbps_RX	76.8	100	0x01	$W_{0^8}$	0	. у.т.
RVS_153_6kbps_R X	153.6	101	0x01	$W_{0^8}$	0	MI = 0x3FF00000000
RVS_9_6kbps_TX	9.6	001	0x01	$W_{0^8}$	0	MQ = 0x3FE00000001
RVS_19_2kbps_TX	19.2	010	0x01	$W_{0^8}$	0	0x01 E0000001
RVS_38_4kbps_TX	38.4	011	0x01	$W_{0^8}$	0	
RVS_76_8kbps_TX	76.8	100	0x01	$W_{0^8}$	0	
RVS_153_6kbps_TX	153.6	101	0x01	$W_{0^8}$	0	

Table 3.9.2-1 List of modulation parameters for 1xEV-DO reverse waveform pattern

## 3.9 CDMA2000 1xEV-DO Waveform Pattern

1xEV-DO Modulated Signal	Data Rate (kbps)	Data/Pil ot	RRI/Pil ot	DRC/Pil ot	ACK/Pil ot
RVS_9_6kbps_RX	9.6	$3.75~\mathrm{dB}$	0  dB	3.0 dB	0.0 dB
RVS_19_2kbps_RX	19.2	$6.75~\mathrm{dB}$	0  dB	3.0 dB	0.0 dB
RVS_38_4kbps_RX	38.4	$9.75~\mathrm{dB}$	0  dB	3.0 dB	0.0 dB
RVS_76_8kbps_RX	76.8	13.25 dB	0 dB	3.0 dB	0.0 dB
RVS_153_6kbps_RX	153.6	18.50 dB	0 dB	3.0 dB	0.0 dB
RVS_9.6 kbps_TX	9.6	$3.75~\mathrm{dB}$	0  dB	3.0 dB	3.0 dB
RVS_19.2 kbps_TX	19.2	$6.75~\mathrm{dB}$	0  dB	3.0 dB	3.0 dB
RVS_38.4 kbps_TX	38.4	$9.75~\mathrm{dB}$	0  dB	3.0 dB	3.0 dB
RVS_76.8 kbps_TX	76.8	13.25 dB	0 dB	3.0 dB	3.0 dB
RVS_153.6 kbps_TX	153.6	18.50 dB	0 dB	3.0 dB	3.0 dB

 Table 3.9.2-2
 List of channel gains for 1xEV-DO reverse waveform pattern

## 3.9.3 1xEV-DO forward idle slot

When the FWD\_Idle waveform pattern is selected, a modulated signal with the CDMA2000 1xEV-DO forward idle slot configuration for which channel coding and IQ mapping are executed according to 3GPP2 C.S0024 is output. In this output signal, the pilot channel and forward MAC channel are multiplexed. Figure 3.9.3-1 shows the block diagram of 1xEV-DO forward idle slot waveform pattern.




Figure 3.9.3-1 Signal generation block diagram of 1xEV-DO forward idle slot waveform pattern

Figure 3.9.3-2 shows the 1xEV-DO forward idle slot waveform pattern format, and Table 3.9.3-1 lists the MAC channel parameters for the 1xEV-DO forward idle slot waveform pattern.




Figure 3.9.3-2 Format of 1xEV-DO forward idle slot waveform pattern

MAC Index	RA Bit	RPC Bit	RA Channel Gain	RPC Channel Gain
4 (RA Channel), 5 to 17 (RPC Channel)	Rando m	Rando m	-12.04 dB*	−11.42 dB*

#### Table 3.9.3-1 List of MAC channel parameters for 1xEV-DO forward idle slot waveform pattern

 $\ast :$  Relative value to the pilot channel.

## 3.10 WLAN Waveform Pattern

As the WLAN waveform pattern, waveform patterns that conform to IEEE802.11a/b/g are provided as shown.

Waveform Pattern Name	Data Rate (Mbits/s)	Modulation	Coding Rate	Coding Bits per Subcarrier	Coding Bits per OFDM Symbol	Data Bits per OFDM Symbol
Package name: WLAN						
11a_OFDM_6Mbps	6	BPSK	1/2	1	48	24
11a_OFDM_9Mbps	9	BPSK	3/4	1	48	36
11a_OFDM_9Mbps_PN9 *1	9	BPSK	3/4	1	48	36
11a_OFDM_12Mbps	12	QPSK	1/2	2	96	48
11a_OFDM_18Mbps	18	QPSK	3/4	2	96	72
11a_OFDM_18Mbps_PN9*1	18	QPSK	3/4	2	96	72
11a_OFDM_24Mbps	24	16-QAM	1/2	4	192	96
11a_OFDM_36Mbps	36	16-QAM	3/4	4	192	144
11a_OFDM_36Mbps_PN9 *1	36	16-QAM	3/4	4	192	144
11a_OFDM_48Mbps	48	64-QAM	2/3	6	288	192
11a_OFDM_54Mbps	54	64-QAM	3/4	6	288	216
11a_OFDM_54Mbps_PN9 *1	54	64-QAM	3/4	6	288	216
11a_OFDM_54Mbps_ACP *2	54	64-QAM	3/4	6	288	216

Table 3.10-1 List of IEEE802.11a waveform patterns

- \*1: Waveform pattern having continuous PN9 data. For the waveform patterns without \*1 affixed, the PN9 data does not have continuity. A gap period of 4 samples is secured at the start of the waveform pattern, followed by a PLCP preamble. When using an external trigger, set the trigger delay to -4 samples to match the rising of the external trigger and the starting point of the PLCP preamble.
- \*2: Waveform pattern having improved ACPR with spectrum sidelobes cut down.

#### 3.10 WLAN Waveform Pattern

Waveform Pattern Name	Spreading, Coding	Modulation
Package name: WLAN	·	
11b_DSSS_1Mbps	DSSS, 11 chip Barker Code	DBPSK
11b_DSSS_2Mbps	DSSS, 11 chip Barker Code	DQPSK
$\begin{array}{l} 11b\_DSSS\_2Mbps\_PN9^{\star_{1,}}\\ \star_{2} \end{array}$	DSSS, 11 chip Barker Code	DQPSK
11b_CCK_5_5Mbps	ССК	DQPSK
11b_CCK_11Mbps	ССК	DQPSK
$11b\_CCK\_11Mbps\_PN9^{*1}$	ССК	DQPSK
11b_CCK_11Mbps_ACP*3	ССК	DQPSK

Table 3.10-2 List of IEEE802.11b waveform patterns

In the above waveform patterns, the ramp rises at the start of the waveform pattern. The frame clock also rises at the same timing. When using an external trigger, set the trigger delay to -88 samples to match the rising of the external trigger and the starting point of the PLCP preamble.

- \*1: Waveform pattern having continuous PN9 data. For the waveform patterns without \*1 affixed, the PN9 data does not have continuity.
- \*2: To use this waveform pattern, Combination of Baseband Signal (option), ARB Memory Upgrade 256 Msample (option), or ARB Memory Upgrade 1024 Msample (option), is required.
- \*3: Waveform pattern having improved ACPR with spectrum sidelobes cut down.

#### Chapter 3 Details of Standard Waveform Pattern

Table 5.10-5 List of ILLL002. Try waveform patients							
Waveform Pattern Name	Data rate (Mbit s/s)	Modulation	Coding Rate	Coding Bits per Subcarrier	Coding Bits per OFDM Symbol	Data Bits per OFDM Symbol	
Package name: WLAN							
11g_DSSS_OFDM_6Mbps	6	BPSK	1/2	1	48	24	
11g_DSSS_OFDM_9Mbps	9	BPSK	3/4	1	48	36	
11g_DSSS_OFDM_12Mbps	12	QPSK	1/2	2	96	48	
11g_DSSS_OFDM_18Mbps	18	QPSK	3/4	2	96	72	
11g_DSSS_OFDM_24Mbps	24	16-QAM	1/2	4	192	96	
11g_DSSS_OFDM_36Mbps	36	16-QAM	3/4	4	192	144	
11g_DSSS_OFDM_48Mbps	48	64-QAM	2/3	6	288	192	
11g_DSSS_OFDM_54Mbps	54	64-QAM	3/4	6	288	216	

Table 3.10-3 List of IEEE802.11g waveform patterns

In the above waveform patterns, the ramp rises at the start of the waveform pattern. The frame clock also rises at the same timing. When using an external trigger, set the trigger delay to -60 samples to match the rising of the external trigger and the starting point of the PLCP preamble.

When outputting each WLAN waveform pattern, marker signal (Marker 1, Marker 2) as outlined in the Table 3.10-4 is output from Marker1 Output connector of MG3710A rear panel or from AUX connector. For details of output connector setting, refer to 7.4.2 "Route Output Connectors" in MG3710A Vector Signal Generator Operation Manual (Mainframe).

Marker Signal	Output Data
Marker 1	Frame Clock
Marker 2	RF Gate
Marker 3	_

Table 3.10-4 Marker output data and IQ output level

## 3.10.1 IEEE802.11a

These waveform patterns conform to the MAC layer and physical layer standards described in IEEE802.11, IEEE802.11a.

Table 3.10.1-1 lists the parameters commonly used by each waveform pattern:

 Table 3.10.1-1
 List of common parameters

Parameter	Setting Value
PSDU Length	1000 bytes
PSDU Data	PN9fix or PN9 (Note)
Sampling rate	40 MHz

Note:	
PN9fix is PN9 data reset for each PSDU. Therefore, the PN data	$\mathbf{s}$
not continuous between PSDUs. However, the waveform patterns	
whose name has _PN9 have the continued PN9 data.	
<u>.</u>	

Figure 3.10.1-1 shows the PPDU frame format.




Figure 3.10.1-1 IEEE802.11a PPDU frame format

A MAC frame shown in Figure 3.10.1-2 below is applied to the PSDU field in the PPDU frame format. A MAC frame consists of the MAC header field and FSC field, as well as the transmission data indicated by Frame Body.




Figure 3.10.1-2 IEEE802.11a MAC frame format

The Frame Control field consists of the following bits with the corresponding data as shown in Table 3.10.1-2 below.

Field	Bit	Data
Protocol Version	B0 and B1	00
Туре	B2 and B3	01
Subtype	B4 to B7	0000
To DS	B8	0
From DS	B9	0
More Flag	B10	0
Retry	B11	0
Power Management	B12	00
More Data	B13	0
WEP	B14	0
Order	B15	0

 Table 3.10.1-2
 Contents of Frame Control field

Table 3.10.1-3 lists the data in a MAC header excluding the Frame Control field.

Field	Data
Duration/ID	$0000_{\rm H}$
Address 1	FFFF FFFF FFFF <sub>H</sub> (Note)
Address 2	$0000\ 0000\ 0000_{\rm H}$
Address 3	$0000\ 0000\ 0000_{\rm H}$
Sequence Control	0000н
Address 4	$0000 \ 0000 \ 0000_{\rm H}$

Table 3.10.1-3 Contents of MAC header excluding Frame Control field

#### Note:

For Address 1 (Destination Address in the Adhoc mode,) all "1" indicates broadcast address.

## 3.10.2 IEEE802.11b

These waveform patterns conform to the MAC layer and physical layer standards described in IEEE802.11, IEEE802.11b.

Table 3.10.2-1 lists the parameters commonly used by each waveform pattern:

Table 3.10.2-1	List of common parameters	5
----------------	---------------------------	---

Setting Value
1024 bytes
PN9fix or PN9 (Note)
$44 \mathrm{~MHz}$

Note:	
PN9fix is PN9 data reset for each PSDU. Therefore, the PN da	ta is
not continuous between PSDUs. However, the waveform patter	rns
whose name has _PN9 have the continued PN9 data.	

Figure 3.10.2-1 shows the Long PLCP PPDU frame format.

Scrambled One's SFD 16 bits 1 Mbit/s DBPSK SYNC SIGNAL SERVICE LENGTH CRC 128 bits 8 bits 8 bits 16 bits 16 bits PLCP HEADER PLCP Preamble PSDU 144 bits 48 bits 192 μs 1 DBPSK 2 DQPSK PPDU 5.5 or 11 Mbits/s

Figure 3.10.2-1 IEEE802.11b Long PLCP PPDU frame format

A MAC frame same with that described in Section 3.8.1 "IEEE802.11a" is applied to the PSDU field in the Long PLCP PPDU frame format.

## 3.10.3 IEEE802.11g

These waveform patterns conform to the physical layer standards described in IEEE802.11, IEEE802.11g.

Table 3.10.3-1 lists the parameters commonly used by each waveform pattern:

Parameter	Setting Value				
PSDU Length	1000 bytes				
PSDU Data	PN9fix (Note)				
Sampling rate	44 MHz				
Note:					
PN9fix is PN9 data re not continuous betwee	eset for each PSDU. Therefore, the PN data is en PSDUs				

Figure 3.10.3-1 shows the Long PLCP PPDU frame format.

not continuous between PSDUs.




Figure 3.10.3-1 IEEE802.11b Long preamble PPDU frame format

## 3.11 Digital Broadcast Waveform Pattern

The Digital Broadcast waveform patterns shown in Table 3.11-1 are provided.

Waveform Pattern Name	Parameter	Application						
Package name: Digital	Package name: Digital_Broadcast							
BS_1ch	Roll-off factor: 0.35 Nyquist Bandwidth: 28.86 MHz Modulation: QPSK	Physical layer waveform pattern of digital BS broadcast for device evaluation.						
CS_1ch	Roll-off factor: 0.35 Nyquist Bandwidth: 21.096 MHz Modulation: QPSK	Physical layer waveform pattern of digital CS broadcast for device evaluation.						
CATV_AnnexC_1ch	Roll-off factor: 0.13 Nyquist Bandwidth: 5.274 MHz Modulation: 64QAM	Physical layer waveform pattern of CATV (ITU-T J83 Annex C) for device evaluation.						
ISDBT_1layer_1ch	Mode: 3, GI: 1/8 A-Layer:13seg, 64QAM	Physical layer waveform pattern of ISDB-T for device evaluation.						
ISDBT_2layer_1ch	Mode: 3, GI: 1/8 A-Layer: 1seg, QPSK B-Layer: 12seg, 64QAM	Physical layer waveform pattern of ISDB-T for device evaluation.						
ISDBT_2layer_Movi e *1	Mode: 3, GI: 1/8 A-Layer: 1seg, QPSK, CR = 2/3, TI = 2 B-Layer: 12seg, 64QAM, CR = 7/8, TI = 2	Waveform pattern for ISDB-T partial reception, mainly used for evaluation of image and voice data of						
ISDBT_2layer_Movie 2 *1	Mode: 3, GI: 1/8 A-Layer: 1seg, QPSK, CR = 2/3, TI = 4 B-Layer: 12seg, 64QAM, CR = 3/4, TI = 2	terminals. The waveform length is 40 frames. * <sup>2</sup>						
ISDBT_2layer_Code d	Mode: 3, GI: 1/8 A-Layer: 1seg, QPSK, CR = 2/3, TI = 2 B-Layer: 12seg, 64QAM, CR = 7/8, TI = 2	Waveform pattern for ISDB-T partial reception, mainly used for simple BER measurement. The waveform length is 4 frames.						
ISDBT_QPSK_1_2	Mode: 3, GI: 1/8 A-Layer: 1seg, QPSK, CR = 1/2, TI = 0 B-Layer: 12seg, 64QAM, CR = 7/8, TI = 1	Waveform pattern for ISDB-T partial reception, mainly used for simple BER measurement. The waveform						
ISDBT_QPSK_2_3	Mode: 3, GI: 1/8 A-Layer: 1seg, QPSK, CR = 2/3, TI = 0 B-Layer: 12seg, 64QAM, CR = 7/8, TI =1	length is 4 frames.						
ISDBT_16QAM_1_2	Mode: 3, GI: 1/8 A-Layer: 1seg, 16QAM, CR = 1/2, TI = 0 B-Layer: 12seg, 64QAM, CR = 7/8, TI = 1							

Table 3.11-1 List of Digital Broadcast waveform patterns

Waveform Pattern Name		Parameter	Application
ISDBT_QPSK_2_3_T I4	Mode: 3, GI: 1/8 A-Layer: 1seg, QPSK, CR = 2/3, TI = 4 B-Layer: 12seg, 64QAM, CR = 3/4, TI = 2		
ISDBTsb_Movie *3	t fe Seg#6 to #8: 8 t	B-segment concatenation ransmission in 1-segment format B-segment concatenation ransmission in 3-segment format	Mainly used for evaluation of image and voice data of terminals. The waveform length is 68 frames.* <sup>2</sup>
		/8 K, CR = 1/2, TI = 4 K, CR = 1/2, TI = 4	
	t	B-segment concatenation ransmission in 1-segment format	Mainly used for simple BER measurement. The waveform length is 4 frames.
ISDBTsb_QPSK_1_ 2	t	8-segment concatenation ransmission in 3-segment format	
		/8 K, CR = 1/2, TI = 0 K, CR = 1/2, TI = 0	
	t	B-segment concatenation ransmission in 1-segment format	
ISDBTsb_QPSK_2_ 3	t	B-segment concatenation ransmission in 3-segment format	
	• •	/8 K, CR = 2/3, TI = 0 K, CR = 2/3, TI = 0	
	t	B-segment concatenation ransmission in 1-segment format	
ISDBTsb_16QAM_1_ 2	t	3-segment concatenation ransmission in 3-segment ormat	
		./8 AM, CR = 1/2, TI = 0 AM, CR = 1/2, TI = 0	

Table 3.11-1 List of Digital Broadcast waveform patterns (Cont'd)

- \*1: To use this waveform pattern, ARB Memory Upgrade 256 Msample (option) or ARB Memory Upgrade 1024 Msample (option), is required.
- \*2: It is not guaranteed that any receiver can receive a waveform with this length.

\*3: To use this waveform pattern, Combination of Baseband Signal (option), ARB Memory Upgrade 256 Msample (option), or ARB Memory Upgrade 1024 Msample (option), is required.

Table 3.11-2 lists the parameters commonly used by each waveform pattern.

Parameter	Setting Value			
Data	PN23fix*: (digital BS, digital CS, CATV, ISDB-T)			
Sampling rate	digital BS: 144.3 Msps digital CS: 147.62 Msps CATV: 42.192 Msps ISDB-T: 16.253968 Msps ISDB-Tsb: 8.12698417 Msps			

Table 3.11-2 List of common parameters

\*: PN sequence is discontinuous at the connection of the waveform pattern.

#### 3.11.1 Frame configuration


BS\_1ch, CS\_1ch, CATV\_AnnexC\_1ch


Digital BS, digital CS and CATV waveform patterns have no-frame structure as follows.

PN23fix

#### Figure 3.11.1-1 Data structure for digital BS, digital CS and CATV

ISDBT\_1layer\_1ch, ISDBT\_2layer\_1ch, ISDBT\_QPSK\_1\_2, ISDBT\_QPSK\_2\_3, ISDBT\_16QAM\_1\_2, ISDBT\_QPSK\_2\_3\_TI4 ISDB-T waveform patterns are created as follows.





ISDBT\_2layer\_Movie, ISDBT\_2layer\_Movie2, ISDBT\_2layer\_Coded ISDB-T waveform patterns are created as follows.




Figure 3.11.1-3 Generation of the waveform patterns for ISDB-T

Table 3.11.1-1 lists the parameters used for encoding the transmission paths of ISDBT\_2layer\_Movie and ISDBT\_2layer\_Coded waveform patterns.

Table 3.11.1-2 lists the parameters used for encoding the transmission paths of an ISDBT\_2layer\_Movie2 waveform pattern.

Image and voice data of receivers for partial reception can be evaluated with ISDBT\_2layer\_Movie and ISDBT\_2layer\_Movie2 waveform patterns. Simple BER measurement can be performed for receivers for partial reception with an ISDBT\_2layer\_Coded waveform pattern. Note that the contents in Layers A and B of ISDBT\_2layer\_Movie waveform patterns, those of ISDBT\_2layer\_Movie2 waveform patterns, and those of ISDBT\_2layer\_Coded waveform patterns are different.

Parameter Layer A Layer B Mode Mode3 1/8 Guard interval ON Partial reception OFF Emergency flag Segment count 1 12Modulation QPSK 64QAM Encoding rate 2/37/8Time interleave  $\mathbf{2}$  $\mathbf{2}$ 

 Table 3.11.1-1
 List of transmission path encoding parameters

 for ISDBT\_2layer\_Movie and ISDBT\_2layer\_Coded waveform patterns

# Table 3.11.1-2 List of transmission path encoding parameters for ISDBT\_2layer\_Movie2 waveform pattern

Parameter	Layer A	Layer B			
Mode	Mode3				
Guard interval	1/8				
Partial reception	ON				
Emergency flag	OFF				
Segment count	1 12				
Modulation	QPSK 64QAM				
Encoding rate	2/3 3/4				
Time interleave	4 2				

Table 3.11.1-3 lists the parameters used for encoding the transmission paths for each segment of ISDBTsb\_Movie waveform patterns. Signals in 1-segment format or signals in 3-segment format are concatenated into 8 segments in a layout shown in Table 3.11.1-3 and transmitted.

Parameter	Seg#1         Seg#2         Seg#3         Seg#4         Seg#5         Seg#6 to #8					6 to #8	
Layer	Layer A	Layer A	Layer A	Layer A	Layer A	Layer A	Layer B
Mode		Mode3					
Guard interval				1/8			
Partial reception	OFF	OFF	OFF	OFF	OFF	ON	OFF
Emergency flag	OFF	OFF	OFF	OFF	OFF	OFF	OFF
Modulation	QPSK	QPSK	QPSK	QPSK	QPSK	QPSK	QPSK
Encoding rate	1/2	1/2	1/2	1/2	1/2	1/2	1/2
Time interleave	4	4	4	4	4	4	4
Subchannel No. in the center of segment	5	8	11	14	17	20/2	3/26

Table 3.11.1-3 List of transmission path encoding parameters for ISDBTsb\_Movie waveform patterns

An ISDBTsb\_Movie waveform pattern contains image and voice data that are multiplexed, re-multiplexed, and encoded. Table 3.11.1-4 lists the multiplexed parameters. Images and voices of the receiver can be evaluated using such a waveform pattern. When receiving an RF signal, set the output frequency of the MG3710A to 190.21428571 MHz.

 Table 3.11.1-4
 PSI/SI information of ISDBTsb\_Movie waveform pattern

Parameter	Seg#1	Seg#2	Seg#3	Seg#4	Seg#5	Seg#6 to 8
service_id	0x2600	0x2608	0x2610	0x2618	0x2620	0x2630
network_id	0x8090	0x8091	0x8092	0x8093	0x8094	0x8096
transport_stream_id	0x8090	0x8091	0x8092	0x8093	0x8094	0x8096
remote_control_key_id	0x5B	0x5C	0x5D	0x5E	0x5F	0x60
frequency	0x529	0x52C	0x52F	0x532	0x535	0x538
connected_transmissio n_group_id	0x2401	0x2401	0x2401	0x2401	0x2401	0x2401

# 3.12 Bluetooth<sup>®</sup> Waveform Pattern

The  $\mathit{Bluetooth}$  waveform patterns shown in Table 3.12-1 are provided.

Waveform Pattern Name	Data rate (Mbits/s)	Modulation for Payload	Filter	Packet Type	Dirty, FM* <sup>8</sup>
Package name: Bluet	ooth				
DH1*1	1	GFSK*4	Gaussian*5	DH1	-
DH3*1	1	GFSK*4	Gaussian*5	DH3	-
DH5*1	1	GFSK*4	Gaussian*5	DH5	-
DH3_3SlotOff*1	1	GFSK*4	Gaussian*5	DH3	-
DH5_5SlotOff*1	1	GFSK*4	Gaussian*5	DH5	-
POLL	1	GFSK*4	Gaussian*5	POLL	-
2-DH1*1	2	π/4-DQPS K	Root Nyquist*6	2-DH1	-
2-DH3*1	2	π/4-DQPS K	Root Nyquist*6	2-DH3	-
2-DH5*1	2	π/4-DQPS K	Root Nyquist*6	2-DH5	-
2-DH3_3SlotOff <sup>*1</sup>	2	$\pi/4$ -DQPS K	Root Nyquist*6	2-DH3	-
$2\text{-DH5}_5SlotOff^{*1}$	2	π/4-DQPS K	Root Nyquist*6	2-DH5	-
3-DH1*1	3	8-DPSK	Root Nyquist*6	3-DH1	-
3-DH3*1	3	8-DPSK	Root Nyquist*6	3-DH3	-
3-DH5*1	3	8-DPSK	Root Nyquist*6	3-DH5	-
3-DH3_3SlotOff*1	3	8-DPSK	Root Nyquist*6	3-DH3	-
$3$ -DH5_5SlotOff*1	3	8-DPSK	Root Nyquist*6	3-DH5	-
GFSK-PN9*2	1	$GFSK^{*_4}$	Gaussian*5	No packet format	-
GFSK-PN15* <sup>3</sup>	1	GFSK*4	Gaussian*5	No packet format	-
PI_4_DQPSK-PN9*	2	$\pi/4$ -DQPS K	Root Nyquist*6	No packet format	-
PI_4_DQPSK-PN15 *3	2	π/4-DQPS K	Root Nyquist*6	No packet format	-
8DPSK-PN9*2	3	8DPSK	Root Nyquist*6	No packet format	-
8DPSK-PN15*3	3	8DPSK	Root Nyquist*6	No packet format	-

Table 3.12-1	List of Bluetooth waveform	patterns (	(1/2)	
		pa	· · · — /	

### Chapter 3 Details of Standard Waveform Pattern

Table 3.12-1 List of <i>Bluetooth</i> waveform patterns (2/2)					
Waveform Pattern Name	Data rate (Mbits/ s)	Modulation for Payload	Filter	Packet Type	Dirty, FM* <sup>8</sup>
$DH1_dirty^{*1}$	1	GFSK*4	Gaussian*5	DH1	Dirty
DH3_dirty *1	1	GFSK*4	Gaussian*5	DH3	Dirty
$ m DH5\_dirty*_1$	1	$GFSK^{*4}$	Gaussian*5	DH5	Dirty
$2\text{-DH1}_dirty*_1$	2	$\pi/4$ -DQPSK	Root Nyquist*6	2-DH1	Dirty
2-DH3_dirty *1	2	$\pi/4$ -DQPSK	Root Nyquist*6	2-DH3	Dirty
2-DH5_dirty *1	2	$\pi/4$ -DQPSK	Root Nyquist*6	2-DH5	Dirty
3-DH1_dirty *1	3	8-DPSK	Root Nyquist*6	3-DH1	Dirty
3-DH3_dirty *1	3	8-DPSK	Root Nyquist*6	3-DH3	Dirty
3-DH5_dirty *1	3	8-DPSK	Root Nyquist*6	3-DH5	Dirty
$DH1_Dirty_withFM^{*1}$	1	GFSK*4	Gaussian*5	DH1	Dirty, FM
DH3_Dirty_withFM*1	1	$GFSK^{*4}$	Gaussian*5	DH3	Dirty, FM
$DH5_Dirty_withFM^{*1}$	1	GFSK*4	Gaussian*5	DH5	Dirty, FM
$2$ -DH1_Dirty_withFM $*_1$	2	$\pi/4$ -DQPSK	Root Nyquist*6	2-DH1	Dirty, FM
$2$ -DH3_Dirty_withFM $*_1$	2	$\pi/4$ -DQPSK	Root Nyquist*6	2-DH3	Dirty, FM
$\begin{array}{l} 2\text{-}DH5\_Dirty\_withFM \\ *1 \end{array}$	2	$\pi/4$ -DQPSK	Root Nyquist*6	2-DH5	Dirty, FM
$3-DH1_Dirty_withFM *1$	3	8-DPSK	Root Nyquist*6	3-DH1	Dirty, FM
$3-DH3_Dirty_withFM *1$	3	8-DPSK	Root Nyquist*6	3-DH3	Dirty, FM
$3-DH5_Dirty_withFM *1$	3	8-DPSK	Root Nyquist*6	3-DH5	Dirty, FM
BLE*1	1	GFSK*9	Gaussian*5	BLE Reference Signal	-
BLE_Dirty*1	1	GFSK*9	Gaussian*5	BLE Reference Signal	Dirty
$\operatorname{BLE\_Dirty\_withFM*}_{1}$	1	GFSK*9	Gaussian*5	BLE Reference Signal	Dirty, FM
BLE_CRC_corrupted *1,*7	1	GFSK*9	Gaussian*5	BLE Reference Signal	-
GFSK-PN15_BLE*3	1	GFSK*9	Gaussian*5	No packet format	-

Table 3.12-1	List of Bluetooth waveform	patterns	(2/2)
		patterns	

- \*1: PN9 data is inserted into the payload body.
- \*2: PN9 data is inserted to all areas that do not have a packet format.
- \*3: PN15 data is inserted to all areas that do not have a packet format.
- \*4: Modulation index = 0.32
- \*5: Bandwidth time (BT) = 0.5
- \*6: Roll-off rate  $\beta = 0.4$
- \*7: Use in RF-PHY.TS/4.0.0 RCV-LE/CA/07/C (PER Report Integrity) with intentional CRC errors in every other packet is assumed.
- \*8: Refer to Section 3.12.4.
- \*9: Modulation index = 0.5

#### Chapter 3 Details of Standard Waveform Pattern




Figure 3.12-1 below shows the timing chart of waveform patterns that have a packet format.

Figure 3.12-1 Timing chart of waveform patterns

When outputting each *Bluetooth* waveform pattern with packet configuration, marker signal (Marker 1, Marker 2) as outlined in the Table 3.12-2 is output from Marker1 Output connector of MG3710A rear panel or from AUX connector. For details of output connector setting, refer to 7.4.2 "Route Output Connectors" in MG3710A Vector Signal Generator Operation Manual (Mainframe).

 Table 3.12-2
 Marker output data and IQ output level

Marker Signal	Output Data
Marker 1	Packet Clock
Marker 2	RF Gate
Marker 3	-

### 3.12.1 Packet configuration for Basic Rate (BR)

When a waveform pattern of DH1, DH3, DH5, DH3\_3SlotOff, or DH5\_5SlotOff is selected, the data is output in the format shown in Figure 3.12.1-1 below. Table 3.12.1-1 shows the payload body data length for each file.

LS	SB			MSB	
	ACCESS CODE 68 bits	HEADER 54 bits	PAYLOAD		
	← GFSK				



Table 3.12.1-1	Data length of payload body for BR
----------------	------------------------------------

Packet Type	Payload Body (Bytes)
DH1	27
DH3	183
DH5	339
POLL	None

#### 3.12.1.1 ACCESS CODE

The following figure shows the configuration of the ACCESS CODE. For Sync Word (SW), a value that is obtained according to the Sync Word Definition, which is prescribed in section 6.3.3 of BLUETOOTH SPECIFICATION Version 2.0 + EDR[vol3], is assigned with LAP = 9E8B33<sub>H</sub>. For Preamble and Trailer, a value that is determined by the Sync Word value and the specifications in section 6.3.2 (for Preamble) or 6.3.4 (for Trailer) of the above specifications is assigned respectively.

#### ACCESS CODE

Р	SW		Т	
	P: SW: T:	Preamble Sync Word Trailer	5 <sub>H</sub> (4 bits) 475C58CC733 A <sub>H</sub> (4 bits)	45E72 <sub>H</sub> (64 bits)

#### 3.12.1.2 Packet Header

The following figure shows the configuration of the Packet Header. For HEC, a value that is obtained according to the HEC generation specifications, which are prescribed in section 7.1.1 of BLUETOOTH SPECIFICATION Version 2.0 + EDR[vol3], is assigned. 18-bit HEC data is then converted to 54-bit data, according to FEC: RATE 1/3, which is prescribed in section 7.4 of BLUETOOTH SPECIFICATION Version 2.0 + EDR[vol3].

#### **Packet Header**

LT_ADDR	TYPE	FLOW	ARQN		SEQN	HEC
	LT_ FLC ARG SEG HEC	QN: Ackı QN: Sequ	cal transpor 7 control 10wledge inc 1ence numbe der error che	lication er	0 <sub>H</sub> (3 bits) 1 <sub>H</sub> (1 bit) 1 <sub>H</sub> (1 bit) Alternate of 1 <sub>H</sub> (18 bits)	and $0_{ m H}$ (1 bit)

#### Table 3.12.1.2-1 Type code (TYPE) for BR output signal

Packet Type	Type Code
DH1	$4_{ m H}$
DH3	$\mathrm{B}_{\mathrm{H}}$
DH5	$\mathrm{F}_{\mathrm{H}}$

### 3.12.1.3 Payload

The following figure shows the configuration of the Payload. For CRC, a value that is obtained according to the CRC generation specifications, which are prescribed in section 7.1.2 of BLUETOOTH SPECIFICATION Version 2.0 + EDR[vol3], is assigned with UAP =  $00_{\text{H}}$ .

LLID	FLOW	LENGTH	UNDEFINED	PAYLO	AD BODY	CRC
		LLID: FLOW:	Logical link in Flow indicatio		$2_{ m H} (2 \ { m bits}) \\ 1_{ m H} (1 \ { m bit})$	
		LENGTH:	payload length indicator		See Table 3.12.	1.3-1 below.

Table 3.12.1.3-1 LENGTH for BR

Packet Type	Data Length	Value
DH1	$5  ext{ bits}$	27
DH3	9 bits	183
DH5	9 bits	339

## 3.12.2 Packet configuration for Enhanced Data Rate (EDR)

When a waveform pattern of 2-DH1, 2-DH3, 2-DH5, 3-DH1, 3-DH3, 3-DH5, 2-DH3\_3SlotOff, 2-DH5\_5SlotOff, 3-DH3\_3SlotOff, or 3-DH5\_5SlotOff is selected, the data is output in the format shown in Figure 3.12.2-1 below. Table 3.12.2-1 shows the payload body data length for each file.

L	SB					MSB
	ACCESS CODE 68 bits	HEADER 54 bits	GUARD	SYNC	PAYLOAD	TRAILER
	< GF	SK>	•	<i>~</i>	DPSK	$\rightarrow$



Table 3.12.2-1 Data length of payload body for EDR

Packet Type	Payload Body (Bytes)
2-DH1	54
2-DH3	367
2-DH5	679
3-DH1	83
3-DH3	552
3-DH5	1021

#### 3.12.2.1 ACCESS CODE

The configuration of the ACCESS CODE is the same as that shown in Section 3.12.1.1.

#### 3.12.2.2 Packet Header

The configuration of the Packet Header is the same as that shown in Section 3.12.1.2. Table 3.12.2.2-1 shows the values to be assigned for TYPE (type code).

Table 3.12.2.2-1	Type code (TYPE) for EDR output signal
------------------	--

Packet Type	Type Code
2-DH1	$4_{ m H}$
2-DH3	B <sub>H</sub>
2-DH5	$\mathbf{F}_{\mathbf{H}}$
3-DH1	$4_{ m H}$
3-DH3	B <sub>H</sub>
3-DH5	$\mathbf{F}_{\mathbf{H}}$

#### 3.12.2.3 Payload

The configuration of the Payload is the same as that shown in Section 3.12.1.3. Table 3.12.2.3-1 shows the data lengths and setting values for LENGTH.

Packet Type	Data Length	Value
2-DH1	5 bits	54
2-DH3	10 bits	366
2-DH5	10 bits	678
3-DH1	$5  ext{ bits}$	81
3-DH3	10 bits	549
3-DH5	10 bits	1017

Table 3.12.2.3-1 LENGTH for EDR

#### 3.12.2.4 Synchronous Sequence

The following value is assigned for Synchronous Sequence (SYNC) in each EDR packet. The phase is initialized to 0 rad by setting 0 to the head of Synchronous Sequence.

For 2-DH1, 2-DH3, and 2-DH5 packets: 0777D5<sub>H</sub> (22 bits) For 3-DH1, 3-DH3, and 3-DH5 packets: 0175D7E92<sub>H</sub> (33 bits)


#### 3.12.2.5 Trailer

The following value is assigned for Trailer (TRAILER) in each EDR packet.

For 2-DH1, 2-DH3, and 2-DH5 packets: 0<sub>H</sub> (4 bits) For 3-DH1, 3-DH3, and 3-DH5 packets: 00<sub>H</sub> (6 bits)

### 3.12.3 Packet configuration for BLE

When waveform patterns of BLE, BLE\_Dirty, BLE\_Dirty\_withFM, and BLE\_CRC\_corrupted of Bluetooth Low Energy (BLE) waveform pattern are selected, the data is output in the format shown in Figure 3.12.3-1. Table 3.12.3-1 shows the payload body data length. The Packet Interval is 1.25 ms.



#### Figure 3.12.3-1 Packet Configuration for BLE Waveform

Table 3.12.3-1	BLE Payload Bod	y Length
----------------	-----------------	----------

Packet type	Payload Body (bytes)	
BLE Reference Signal	37	

#### 3.12.3.1 Preamble

Preamble is 8 bits of either one of 10101010 or 01010101 depending on LSB of Access Address as specified in Section 2.1.1, BLUETOOTH SPECIFICATION Version 4.0 [vol 6].Because Access Address of BLE, BLE\_Dirty, BLE\_Dirty\_withFM, and BLE\_CRC\_corrupted is 0x94826E8E <sub>H</sub>, when LSB of Access Address is 1, the preamble is "10101010" (In this case, the first bit is assumed to be LSB due to the transmission order).

When LSB of Access Address is 1:10101010b (8 bits) When LSB of Access Address is 0:01010101b (8 bits)

#### 3.12.3.2 Access Address

Access Address is a bit string of 32 bits as specified in Section 2.1.2, BLUETOOTH SPECIFICATION Version 4.0 [vol 6].Access Address of BLE, BLE\_Dirty, BLE\_Dirty\_withFM, and BLE\_CRC\_corrupted is 0x94826E8E<sub>H</sub>.

#### 3.12.3.3 PDU Header, PDU Length

PDU Header and PDU Length are bit strings of 8 bits as specified in Section 2.4, BLUETOOTH SPECIFICATION Version 4.0 [vol 6] and Section 7.2.4, RF-PHY.TS/4.0.0 respectively.

Payload Type (4 bits) '0000'	<b>'0000'</b>	Payload Length in octets (6 bits) '100101'	<b>'00'</b>
PDU	Header		PDU
			Length

#### 3.12.3.4 PDU Payload, CRC

PDU Payload is payload data of 6 to 37 bytes as specified in Section 2.4, BLUETOOTH SPECIFICATION Version 4.0 [vol 6].Payload data of BLE, BLE\_Dirty, BLE\_Dirty\_withFM, and BLE\_CRC\_corrupted is 37 bytes. In addition, CRC is 3 bytes.

### 3.12.4 Dirty Transmitter Signal

Dirty Transmitter Signal is specified as a signal used for a reception test in Section 5.1.18, Bluetooth Test Specification v1.2/2.0/2.0 + EDR/2.1/2.1 + EDR/3.0/3.0 + HS and Section 6.3.1, RF-PHY.TS/4.0.0. This Dirty Transmitter Signal changes the frequency offset, modulation index, and symbol timing error with every 50 packets. 10 combinations of these three parameters are specified, and outputs of Test Run 1 to 10 are repeated. Furthermore, the frequency drift of output signals is specified for the Dirty Transmitter Signal. The waveform patterns "Dirty" in Table 3.12-1 are waveform patterns with the addition of the frequency offset, modulation index fluctuation, and symbol timing error. In addition, the waveform patterns "Dirty, FM" are signals with the addition of the frequency offset, modulation index fluctuation, symbol timing error, and frequency drift.

The *Bluetooth* word mark and logo are owned by Bluetooth SIG, Inc. and Anritsu uses this mark based on the license. Other trademarks and trade names shall belong to individual owners.

# 3.13 GPS Waveform Pattern

The GPS waveform patterns shown in Table 3.13-1 are provided.

Waveform Pattern Name	Main Usage	Outline of Data		
Package name: GPS				
SYNC_ADJ*1	Synchronizatio n adjustment*2	Consists of TLM, HOW, and default navigation data, formatted according to the subframe configuration that is prescribed in GLOBAL POSITIONING SYSTEM STANDARD POSITIONING SERVICE SIGNAL SPECIFICATION. One period is configured with 1 subframes.		
TLM*3	Sensitivity test	Consists of TLM, HOW, and default navigation data, formatted according to the subframe configuration that is prescribed in GLOBAL POSITIONING SYSTEM STANDARD POSITIONING SERVICE SIGNAL SPECIFICATION.		
PN9	BER measurement	Consecutive PN9 data, not configured in a subframe format		
PARITY	Parity detection	Configured in the Word format that is prescribed in GLOBAL POSITIONING SYSTEM STANDARD POSITIONING SERVICE SIGNAL SPECIFICATION. One Word consists of 24-bit PN9fix data and 6-bit parity bit data.		
TLM_PARITY *4	Sensitivity test	Consists of TLM, HOW, and Nav Data, formatted according to the subframe configuration that is prescribed in GLOBAL POSITIONING SYSTEM STANDARD POSITIONING SERVICE SIGNAL SPECIFICATION. Random data is inserted into the Nav Data part of Word3 to Word10. One period is configured with 5 subframes.		
Data0, Data1, Data10, Data1C	Synchronizatio n adjustment	Used in combination with SYNC_ADJ. These waveform patterns are automatically loaded into the memory when SYNC_ADJ is loaded into the memory. Users do not have to perform loading and selecting of these waveform patterns, because these waveform patterns are automatically selected when SYNC_ADJ is selected.		

- \*1: When using SYNC\_ADJ, press the Baseband key on the MG3710A and set Pattern Combination to Defined. Refer to the MG3710A Vector Signal Generator Operation Manual (Mainframe) for details on how to configure the settings.
- \*2: The repeatability of the subframe output timing of RF output against an external start trigger input is reduced to 10 ns or less.




Figure 3.13-1 SYNC\_ADJ output timing

\*3: When executing a Doppler test, change the RF frequency and sampling clock at the same rate.

The sampling clock when the Doppler frequency is 0 Hz is 4.092 MHz. For example, when applying a +4-kHz Doppler frequency, the following expression establishes (providing the sampling clock as "CLK"):

(1575.42 MHz + 4 kHz)/1575.42 MHz = CLK/4.092 MHz then;

 $\mathrm{CLK}=4.09201039~\mathrm{MHz}$ 

Refer to *MG3710A Operation Manual (Mainframe)* for RF frequency and sampling clock settings.

\*4: To use this waveform pattern, Combination of Baseband Signal (option), ARB Memory Upgrade 256 Msample (option), or ARB Memory Upgrade 1024 Msample (option), is required.


When outputting each TLM and PARITY waveform pattern, marker signal (Marker 1, Marker 2) as outlined in the Table 3.13-2 is output from Marker1 Output connector of MG3710A rear panel or from AUX connector. For details of output connector setting, refer to 7.4.2 "Route Output Connectors" in MG3710A Vector Signal Generator Operation Manual (Mainframe).

Table 3.13-2 Marker output data and IQ output level

Marker Signal	Output Data
Marker 1	Packet Clock
Marker 2	RF Gate
Marker 3	_

### 3.13.1 Waveform format

The following figures show the formats of the waveforms listed in Table 3.13-1 above. Each data is spread by the C/A code with Satellite ID Number 1. See Figure 3.13.1-1 for the C/A code generation.



SYNC\_ADJ, TLM

Figure 3.13.1-1 Waveform format of GPS

Р:

Parity bit

Р	PN9
Р	2N9


#### PARITY

	D	Р	D		Р		D	Р
$\leftarrow$	1 Word	$\rightarrow$						
						10 Word		/
			D:	Data	à	24 bits		

PN9fix data is allocated to the Data part. Adjacent Word PN data is contiguous but the PN data is discontiguous at the 10th Word and the 1st Word of the next cycle.

6 bits





#### TLM\_PARITY

Random data is assigned to Data parts.

#### Figure 3.13.1-3 Waveform format of GPS TLM\_PARITY




Figure 3.13.1-4 C/A code generation

# 3.14 Mobile WiMAX Waveform Pattern

The Mobile WiMAX patterns shown below are provided as Mobile WiMAX waveform patterns.

Waveform Pattern Name	Main Use	Data Summary
Package name: Mobile WiMAX		
WiMAX_DL_10MHz_QPSK	DC TV Davias Tract	Includes Preamble, FCH, and DL-MAP Modulation method is QPSK DL-Burst mapped waveform pattern
WiMAX_DL_10MHz_64QAM	BS TX Device Test	Includes Preamble, FCH, and DL-MAP Modulation method is 64QAM BL-Burst mapped waveform pattern

Table 3.14-1 Mobile WiMAX Waveform Patterns	Table 3.14-1	Mobile	WiMAX	Waveform	Patterns
---	--------------	--------	-------	----------	----------

## 3.14.1 Waveform format

WiMAX\_DL\_10MHz\_QPSK

The parameters for this waveform pattern are listed in the following table. The channel-coded data corresponding to the PN9Fix data is mapped at DL-Burst.

Parameter	Settings		
Bandwidth	10 MHZ		
Frame Duration	5  ms		
Preamble Index	0		
Number of OFDMA Symbols	31 symbols		
	(Including Preamble)		
FCH	Yes		
DL-MAP	Yes		
DL-Burst FEC Type	CTC (1/2)		
DL-Burst Modulation Method	QPSK		

Table 3.14.1-1	Waveform Pattern Parameters
(WiM/	AX_DL_10MHz_QPSK)

The frame composition is shown below.




Figure 3.14.1-1 WiMAX\_DL\_10MHz\_QPSK Frame Composition

#### WiMAX\_DL\_10MHz\_64QAM

The parameters for this waveform pattern are listed in the following table. The channel-coded data corresponding to the PN9Fix data is mapped at DL-Burst.

(WIMAX_DL_10MHZ_64QAM)				
Parameter	Settings			
Bandwidth	10 MHZ			
Frame Duration	5 ms			
Preamble Index	0			
Number of OFDMA Symbols	31 symbols			
	(Including Preamble)			
FCH	Yes			
DL-MAP	Yes			
DL-Burst FEC Type	CTC (1/2)			
DL-Burst Modulation Method	64QAM			

Table 3.14.1-2 Waveform Pattern Parameters (WiMAX\_DL\_10MHz\_64QAM)

The frame composition is shown below.




Figure 3.14.1-2 WiMAX\_DL\_10MHz\_64QAM Frame Composition

# 3.15 Tone Signal Waveform Pattern

The following table lists the waveform patterns and combination file that are available as tone signal waveform pattern.

Waveform Pattern Name	Main Use	Data Summary		
Package name: Tone				
+1MHz_Tone		Tone signal with +1 MHz frequency offset		
-1MHz_Tone	Device Test	Tone signal with -1 MHz frequency offset		
DC_Tone		Tone signal without any frequency offset		

Table 3.15-1	Tone Signal Waveform Pattern
--------------	------------------------------

Table 3.15-2 Tone Signal Combination Fil	Table 3.15-2	Tone Signal	<b>Combination File</b>
--	--------------	-------------	-------------------------

Waveform Pattern Name	Main Use	Data Summary
Package name: Tone		
2Tones_+1MHz_–1MHz	Device Test	Signal that combines tone signal with +1 MHz frequency offset and tone signal with -1 MHz frequency offset.

Note:

To use this combination file, Combination of Baseband Signal (option) is required.

## 3.16 Waveform Pattern for Phase Adjustment

The following table lists the waveform patterns that are available for MG3710A's phase adjustment.

Table 3.16-1	Waveform Pattern for Phase Adjustment
--------------	---------------------------------------

Waveform Pattern Name	Main Use	Data Summary
Package name: PhaseCoherence	е	
Adjustment	For phase adjustment of MG3710A	This is used to adjust phase and timing when outputting MIMO signal from MG3710A.

# 3.17 GLONASS Waveform Pattern

The GLONASS waveform patterns shown in Table 3.17-1 are provided.

Waveform Pattern Name	Main Use	Data Summary		
Package name: GLONAS	S			
15String_PN9	Sensitivity test Check bit Detection	It has String Navigation bit structure specified in GLOBAL NAVIGATION SATELLITE SYSTEM INTERFACE CONTROL DOCUMENT.		
15String _Message	Sensitivity test Check bit Detection	It has String Navigation bit structure specified in GLOBAL NAVIGATION SATELLITE SYSTEM INTERFACE CONTROL DOCUMENT.		
GLONASS_PN9	BER measurement	Consecutive PN9 data, not configured in a String, Frame format		

Table 3.17-1	<b>GLONASS</b> waveform	patterns
--------------	-------------------------	----------

When outputting each 15String \_PN9 and 15String \_Message waveform pattern, marker signal (Marker 1, Marker 2) as outlined in the Table 3.17-2 is output from Marker1 Output connector of MG3710A rear panel or from AUX connector. For details of output connector setting, refer to 7.4.2 "Route Output Connectors" in MG3710A Vector Signal Generator Operation Manual (Mainframe).


 Table 3.17-2
 Marker output data and IQ output level

Marker Signal	Output Data
Marker1	Frame Clock
Marker2	String Clock
Marker3	

## 3.17.1 Waveform format

The following figures show the formats of the waveforms listed in Table 3.17-1 above.

Idle	Data	кх	MB		Idle	Data	кх	MB
$\leftarrow$	1 String		$\rightarrow$					
←			1	Frame = 15 String	s			$\rightarrow$
i Idle:	Idle chip		1	bit [50 bps]				i
Data: KX:	Random data* <sup>1</sup> Check bit			bits [50 bps] bits [50 bps]				
MB:	Time Mark* <sup>2</sup>			bits [100 bps]				
<ul> <li>*1: PN9fix or Random data is assigned to Data parts.</li> <li>Data is discontinuous, for it is reset every 1 frame.</li> </ul>								
*2:	Generator polynom $g(x) = 1 + x^3 + $		Time N	lark				






Figure 3.17.1-2 Waveform format of GLONASS\_PN9

## 3.18 QZSS Waveform Pattern

The QZSS waveform patterns shown in Table 3.18-1 are provided.

Waveform Pattern Name	Main Use	Data Summary		
Package name: QZSS				
DefaultNavData	Sensitivity test	Consists of TLM, HOW, and default navigation data, formatted according to the subframe configuration that is prescribed in GLOBAL POSITIONING SYSTEM STANDARD POSITIONING SERVICE SIGNAL SPECIFICATION.		
PARITY	Parity detection	Configured in the Word format that is prescribed in GLOBAL POSITIONING SYSTEM STANDARD POSITIONING SERVICE SIGNAL SPECIFICATION. One Word consists of 24-bit PN9fix data and 6-bit parity bit data.		
ENC	Parity detection	Configured in the Word format that is prescribed in GLOBAL POSITIONING SYSTEM STANDARD POSITIONING SERVICE SIGNAL SPECIFICATION. One Word consists of 24-bit Random data and 6-bit parity bit data.		
QZSS_PN9	BER measurement	Consecutive PN9 data, not configured in a subframe format		

Table 3.18-1	List of QZSS waveform patterns
--------------	--------------------------------

When outputting each DefaultNavData, PARITY and ENC waveform pattern, marker signal (Marker 1, Marker 2) as outlined in the Table 3.18-2 is output from Marker1 Output connector of MG3710A rear panel or from AUX connector. For details of output connector setting, refer to 7.4.2 "Route Output Connectors" in MG3710A Vector Signal Generator Operation Manual (Mainframe).

Marker Signal	Output Data
Marker1	Subframe Clock
Marker2	RF Gate
Marker3	

### 3.18.1 Waveform format

The following figures show the formats of the waveforms listed in Table 3.18-1 above. Each data is spread by the C/A code with Satellite ID Number 193. See Figure 3.18.1-1 for the C/A code generation.





Figure 3.18.1-1 Waveform format of DefaultNavData



PN9fix data is allocated to the Data part. Adjacent Word PN data is contiguous but the PN data is discontiguous at the 10th Word and the 1st Word of the next cycle in PARITY waveform.






Figure 3.18.1-3 C/A code generation

# 3.19 Interference Waveform Pattern

Table 3.19-1 shows the interference waveform patterns provided for receiving performance test.

System Name	Combination File Name (Package Name)	Waveform Name (Package Name)	File Type	Data Summary
W-CDMA Downlink	W-CDMA_D L_Interferer (Interferer)*	DL_Interferer_ ov3 (W-CDMA_A(U E Rx test))	Combination File	Interferer defined in 3GPP TS34.121-1 E.4. Refer to 3.1.6 "DL_Interferer" in this operation manual.
LTE FDD Downlink	-	FDD_DL_xxMx _Interfer (Interferer)	Waveform Pattern	Waveform pattern defined in 3GPP TS36.521-1 Table A3.2-1.xxMx represents channel bandwidth.
LTE TDD Downlink	-	TDD_DL_xxMx _Interfer (Interferer)	Waveform Pattern	Waveform pattern defined in 3GPP TS36.521-2 Table A3.2-2.xxMx represents channel bandwidth.
GSM	GSM_Interfe rer (Interferer)*	GMSK_PN9 (GSM)	Combination File	Refer to the description about GMSK_PN9 in Chapter 3.7 of this operation manual.
TD-SCDMA	-	TD-SCDMA_In terferer (Interferer)	Waveform Pattern	Interferer defined in Chapter 6 of 3GPP TS34.122. Continuous wave of chip rate =1.28M/s, 1 code, and roll off rate =0.22.

 Table 3.19-1
 List of interference waveform patterns

\*: Output is enabled by calling an interferer package combination file (alias) or a direct waveform pattern. The combination files in this table are set to alias. Alias is a function to call a waveform pattern from a different package such as a shortcut file.



References are to page numbers.

## 1

1xEV-DO forward	
excluding FWD_Idle 3-1	06
1xEV-DO forward idle slot3-1	14
1xEV-DO reverse	11
1xRTT Forward RC3, 4, 5	
(FWD_RC3-5 9channel) 3-1	00
1xRTT Reverse RC1 (RVS_RC1_FCH) 3-	84
1xRTT Reverse RC2 (RVS_RC2_FCH) 3-	86
1xRTT Reverse RC3 (1) (RVS_RC3_FCH) 3-	88
1xRTT Reverse RC3 (2)	
(RVS_RC3_FCH_SCH)	90
1xRTT Reverse RC3 (3) (RVS_RC3_DCCH) 3-	93

1xRTT Reverse RC4 (RVS\_RC4\_FCH) ....... 3-96

## В

Bluetooth waveform patterns	129
-----------------------------	-----

## С

CDMA2000	1X Waveform Pattern	3-83
CDMA2000	1xEV-DO Waveform Pattern.	. 3-102

## D

Details of each pattern
Digital Broadcast Waveform Pattern 3-123
DL_AMR_TFCSx/DL_ISDN/DL_384kbps_Packe
t
DL_Interferer
DL_RMCxxxkbps
-

## F

Frame configuration 3-68, 3-71, 3-75, 3-80, 3-126

## G

GLONASS Waveform Pattern 3-	150
GPS Waveform Pattern 3-	141
GSM Waveform Pattern	3-77

## I

IEEE802.11a	3-119
IEEE802.11b	. 3-121
IEEE802.11g	. 3-122

Interference Waveform Pattern
М
Mobile WiMAX Waveform Pattern
0
Outline of Product 1-2
Р
PDC PACKET Waveform Pattern 3-70
PDC Waveform Pattern
PHS Waveform Pattern
Q
QZSS Waveform Pattern
S
Slot configuration 3-69, 3-72, 3-76, 3-81
Software End-User License Agreement
(EULA)v
Standard Waveform Pattern
How to use
Package configuration of2-4
т
TestModel_5_xDPCH
TestModel_5_xHSPDSCH
TestModel_6_xHSPDSCH
TestModel_x_xxDPCH

## U

$UL\_AMR\_TFCSx/UL\_ISDN/UL\_64kbps\_Packet$
UL_Interferer
UL_RMCxxxkbps

### V

virusvii	i
----------	---

## Index

## W

Warrantyii
Waveform Pattern for Phase Adjustment 3-14
W-CDMA Waveform Pattern 3-3
WLAN Waveform Pattern